Henry Cook
|
ed79ec98f7
|
Refactored coherence better from uncore hub, better coherence function names
|
2012-04-09 23:29:31 -07:00 |
|
Andrew Waterman
|
6bda8674bd
|
no dessert tonight :(
|
2012-03-26 23:50:09 -07:00 |
|
Yunsup Lee
|
e6b0e565de
|
turn HAVE_VEC on
|
2012-03-26 01:21:39 -07:00 |
|
Andrew Waterman
|
5f53cd4ac1
|
reduce HTIF width
|
2012-03-25 23:49:59 -07:00 |
|
Yunsup Lee
|
1f33f6bb58
|
HAVE_VEC is on
|
2012-03-24 20:54:43 -07:00 |
|
Andrew Waterman
|
86d56ff67b
|
refactor cpu/i$/d$ into Tile (rather than Top)
|
2012-03-24 16:57:28 -07:00 |
|
Andrew Waterman
|
54fa6f660d
|
new supervisor mode
|
2012-03-24 13:03:31 -07:00 |
|
Yunsup Lee
|
0edea00166
|
now HAVE_VEC is true, since it passes the emulator
|
2012-03-19 03:10:00 -07:00 |
|
Yunsup Lee
|
8c50c81b81
|
drop vec_irq_aux pcr register, now everything goes through badvaddr
|
2012-03-17 14:03:57 -07:00 |
|
Yunsup Lee
|
d38603a4ee
|
change number of tlb entries
|
2012-03-16 17:08:03 -07:00 |
|
Henry Cook
|
b5fa86e844
|
4-way associative by default
|
2012-03-14 17:51:12 -07:00 |
|
Yunsup Lee
|
b19d783fbd
|
add vector irq handler
|
2012-03-14 14:15:28 -07:00 |
|
Yunsup Lee
|
040d62f372
|
refactored vector exception handling interface
|
2012-03-13 23:45:34 -07:00 |
|
Yunsup Lee
|
5655dbd5da
|
add vvcfg and vtcfg instructions
|
2012-03-13 23:45:34 -07:00 |
|
Andrew Waterman
|
1788c34113
|
parameterize broadcast hub by # of tiles
|
2012-03-13 17:12:01 -07:00 |
|
Andrew Waterman
|
8ffdac9526
|
fix D$ store-upgrade bug
loads to the same address as stores that cause an upgrade
could return the old value
|
2012-03-10 15:50:10 -08:00 |
|
Yunsup Lee
|
44ff22a26f
|
vector exception handler now handles prefetches correctly
|
2012-03-10 12:54:36 -08:00 |
|
Yunsup Lee
|
a1b30282dd
|
major refactoring on vector exception interface
|
2012-03-09 01:09:22 -08:00 |
|
Andrew Waterman
|
941873bad1
|
coherence hub fixes
|
2012-03-07 21:03:44 -08:00 |
|
Andrew Waterman
|
499c5b4a2e
|
automatically infer MEM_TAG_BITS
|
2012-03-06 15:49:28 -08:00 |
|
Yunsup Lee
|
dba99e07a9
|
set MEM_TAG_BITS to 5 when HAVE_VEC is true, since NMSHR=4
|
2012-03-06 08:54:21 -08:00 |
|
Andrew Waterman
|
5f12990dfb
|
support memory transaction aborts
|
2012-03-06 00:35:02 -08:00 |
|
Yunsup Lee
|
d4ec7ff4d9
|
refined vector exception interface
|
2012-03-03 16:11:54 -08:00 |
|
Yunsup Lee
|
e28a551368
|
refactor code related to vector exceptions
- revisied interfaces
- new instructions
|
2012-03-03 15:15:00 -08:00 |
|
Henry Cook
|
1b3307df32
|
Removed has_data fields from all coherence messages, increased message type names to compensate
|
2012-03-02 23:51:53 -08:00 |
|
Yunsup Lee
|
1054cec087
|
add vec countq interface
|
2012-03-02 00:43:32 -08:00 |
|
Yunsup Lee
|
a8ef5e9e27
|
change NMSHR when HAVE_VEC is true
|
2012-03-01 01:07:47 -08:00 |
|
Yunsup Lee
|
6847160343
|
refactor arbiter priorities
|
2012-03-01 00:22:34 -08:00 |
|
Andrew Waterman
|
012da6002e
|
replace tile memory interface with ioTileLink
work in progress towards coherent HTIF. for now, requests
are incoherently passed through a null coherence hub.
|
2012-02-29 03:10:47 -08:00 |
|
Andrew Waterman
|
2b1c07c723
|
replace ioDCache with ioMem
|
2012-02-27 18:36:09 -08:00 |
|
Andrew Waterman
|
1d41a41afa
|
remove extraneous constants
|
2012-02-27 17:49:48 -08:00 |
|
Andrew Waterman
|
e12b9eae93
|
remove ext_mem interface
hindsight is 20/20
|
2012-02-26 18:53:39 -08:00 |
|
Yunsup Lee
|
f3bb02b2ea
|
refactored dmem arbiter
|
2012-02-26 17:38:08 -08:00 |
|
Daiwei Li
|
569698b824
|
dtlb now arbitrates between cpu, vec, and vec pf
|
2012-02-25 22:05:30 -08:00 |
|
Yunsup Lee
|
94ba32bbd3
|
change package name and sbt project name to rocket
|
2012-02-25 17:09:26 -08:00 |
|
Yunsup Lee
|
946e0c6e4e
|
add vector exception infrastructure
|
2012-02-25 16:37:56 -08:00 |
|
Andrew Waterman
|
4121fb178c
|
clean up mul/div interface; use VU mul if HAVE_VEC
|
2012-02-24 19:22:35 -08:00 |
|
Henry Cook
|
62837537f4
|
Improved TileIO organization, beginnings of hub implementation
|
2012-02-22 18:24:52 -08:00 |
|
Henry Cook
|
24a32c2811
|
Refining tilelink interface
|
2012-02-22 12:15:47 -08:00 |
|
Henry Cook
|
18bd0c232b
|
Added coherence message type enums
|
2012-02-22 12:15:47 -08:00 |
|
Andrew Waterman
|
7034c9be65
|
new htif protocol and implementation
You must update your fesvr and isasim!
|
2012-02-19 23:15:45 -08:00 |
|
Henry Cook
|
619929eba1
|
Added coherence tile function defs, with traits and constants
|
2012-02-16 00:16:45 -08:00 |
|
Andrew Waterman
|
fc5ba769da
|
disable vector unit by default
|
2012-02-15 18:58:41 -08:00 |
|
Andrew Waterman
|
c13524ad3a
|
fix vcmdq full replay logic
|
2012-02-15 17:49:12 -08:00 |
|
Yunsup Lee
|
6bdf9dc513
|
hwacha integration: now it compiles correctly!
|
2012-02-14 23:34:57 -08:00 |
|
Andrew Waterman
|
c78c738f60
|
minor cleanups
|
2012-02-13 03:13:49 -08:00 |
|
Yunsup Lee
|
f47d888feb
|
vvcfgivl and vsetvl works
|
2012-02-09 02:35:21 -08:00 |
|
Andrew Waterman
|
128ec567ed
|
make BTB fully associative; don't use it for JALR
JALR created a long path from the ALU in execute stage
to an address comparator to the next-PC mux. the benfit
was close to nil, anyway.
|
2012-02-09 01:34:00 -08:00 |
|
Yunsup Lee
|
fcc8081c4d
|
hook up the vector command queue
|
2012-02-09 01:28:16 -08:00 |
|
Andrew Waterman
|
8b6b0f5367
|
add external memory request interface for vec unit
|
2012-02-08 22:30:45 -08:00 |
|
Yunsup Lee
|
9285a52f25
|
initial vu integration
|
2012-02-08 21:43:45 -08:00 |
|
Andrew Waterman
|
e9da2cf66a
|
improve id/ex datapath
move operand selection into decode stage; simplify bypassing
|
2012-02-08 06:47:26 -08:00 |
|
Andrew Waterman
|
5403d069e9
|
add fp loads/stores
|
2012-02-07 23:54:25 -08:00 |
|
Andrew Waterman
|
01a156eb98
|
make # of dcache lines configurable
|
2012-02-01 21:11:45 -08:00 |
|
Andrew Waterman
|
a5a020f97b
|
update chisel and remove SRAM_READ_LATENCY
|
2012-01-23 20:59:38 -08:00 |
|
Henry Cook
|
8623d58724
|
split into two caches, compiles
|
2012-01-18 17:09:35 -08:00 |
|
Andrew Waterman
|
0369b05deb
|
move replays to writeback stage
|
2012-01-17 21:12:31 -08:00 |
|
Andrew Waterman
|
eb657dd250
|
reduce superfluous replays
we only replay after a cache miss if we mis-scheduled the use of a load.
|
2012-01-01 21:28:38 -08:00 |
|
Andrew Waterman
|
b5a8b6dc73
|
fix divider for RV32
|
2011-12-19 16:57:53 -08:00 |
|
Andrew Waterman
|
82700cad72
|
fix multiplier for rv32
|
2011-12-17 07:20:00 -08:00 |
|
Andrew Waterman
|
a8d0cd95e6
|
hellacache now works
|
2011-12-17 03:26:11 -08:00 |
|
Andrew Waterman
|
56c4f44c2a
|
hellacache returns!
but AMOs are unimplemented.
|
2011-12-12 06:49:39 -08:00 |
|
Andrew Waterman
|
ce201559f3
|
Support cache->cpu nacks one cycle after request
|
2011-12-10 00:42:09 -08:00 |
|
Andrew Waterman
|
c01e1f1cef
|
Don't replay from EX stage.
EX replays are now handled from MEM. We may move them to WB.
|
2011-12-09 19:42:58 -08:00 |
|
Andrew Waterman
|
218f63e66e
|
code cleanup/parameterization
|
2011-12-09 00:42:43 -08:00 |
|
Rimas Avizienis
|
fa784d1d7d
|
made setReadLatency argument a parameter defined in consts.scala
|
2011-12-05 00:33:17 -08:00 |
|
Rimas Avizienis
|
bc44572d99
|
bugfixes due to new hcl jar file
|
2011-11-30 21:54:55 -08:00 |
|
Rimas Avizienis
|
80b4253318
|
fixed dcache amo bug, cleaned up testharness, added RDTIME instruction
|
2011-11-16 02:04:28 -08:00 |
|
Rimas Avizienis
|
db87924fbf
|
made eret instruction take an illegal inst exception when ET is set
|
2011-11-14 14:35:10 -08:00 |
|
Rimas Avizienis
|
cd6e463320
|
added ei and di instructions
|
2011-11-14 13:48:49 -08:00 |
|
Rimas Avizienis
|
b791010bb1
|
flush.i invalidates I$ & ITLB, writing PTBR invalidates both TLBs
|
2011-11-14 04:13:13 -08:00 |
|
Rimas Avizienis
|
5b29765917
|
synced up with supervisor mode state in latest ISA simulator
|
2011-11-14 01:37:20 -08:00 |
|
Rimas Avizienis
|
67c7e7e28f
|
cache/tlb bugfixes, increased memory size to 256meg
|
2011-11-13 13:06:35 -08:00 |
|
Rimas Avizienis
|
fbd44ea936
|
added checks for addresses > physical memory size, increased memsize to 64M
|
2011-11-12 23:39:43 -08:00 |
|
Rimas Avizienis
|
e4fa94aa27
|
checkpoint
|
2011-11-10 17:41:22 -08:00 |
|
Rimas Avizienis
|
f86d5b1334
|
cleanup, lots of minor fixes, added more PCR regs (COREID, NUMCORES), parameterized BTB
|
2011-11-10 11:26:13 -08:00 |
|
Rimas Avizienis
|
4bd0263a4a
|
added misaligned instruction check, cleaned up badvaddr handling
|
2011-11-10 03:38:59 -08:00 |
|
Rimas Avizienis
|
36aa4bcc9d
|
moved exception handling from ex stage in dpath to mem stage in ctrl
|
2011-11-10 02:26:26 -08:00 |
|
Rimas Avizienis
|
6664af3bc0
|
cleanup before adding dtlb
|
2011-11-09 23:27:29 -08:00 |
|
Rimas Avizienis
|
e96430d862
|
integrating ITLB & PTW
|
2011-11-09 14:52:17 -08:00 |
|
Rimas Avizienis
|
4459935554
|
dcache fixes - all tests and ubmarks pass, hello world still broken
|
2011-11-04 15:40:41 -07:00 |
|
Rimas Avizienis
|
7479e085ec
|
dcache loads working - 1/2 cycle load/use delay depending on load type
|
2011-11-01 22:04:45 -07:00 |
|
Rimas Avizienis
|
08b89e7710
|
interface cleanup, major pipeline changes
|
2011-11-01 17:59:27 -07:00 |
|
Rimas Avizienis
|
c06e2d16e4
|
initial commit of rocket chisel project, riscv assembly tests and benchmarks
|
2011-10-25 23:02:47 -07:00 |
|