riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

disable vector unit by default

This commit is contained in:
Andrew Waterman 2012-02-15 18:58:41 -08:00
parent 8b3b3abd3d
commit fc5ba769da
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/consts.scala
View File

@ -193,7 +193,7 @@ object Constants
val HAVE_RVC = false
val HAVE_FPU = true
val HAVE_VEC = true
val HAVE_VEC = false
val FPU_N = UFix(0, 1);
val FPU_Y = if (HAVE_FPU) UFix(1, 1) else FPU_N;