riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix vcmdq full replay logic

Browse Source
This commit is contained in:
Andrew Waterman 2012-02-15 17:49:12 -08:00
parent 258d050e1b
commit c13524ad3a
2 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/consts.scala
View File

@ -193,7 +193,7 @@ object Constants
val HAVE_RVC = false
val HAVE_FPU = true
val HAVE_VEC = false
val HAVE_VEC = true
val FPU_N = UFix(0, 1);
val FPU_Y = if (HAVE_FPU) UFix(1, 1) else FPU_N;

6
rocket/src/main/scala/ctrl.scala
View File

@ -658,10 +658,12 @@ class rocketCtrl extends Component
mem_reg_replay := replay_ex && !take_pc_wb;
mem_reg_kill := kill_ex;
wb_reg_replay := replay_mem && !take_pc_wb || vec_replay;
wb_reg_replay := replay_mem && !take_pc_wb
wb_reg_exception := mem_exception && !take_pc_wb;
wb_reg_cause := mem_cause;
val replay_wb = wb_reg_replay || vec_replay
val wb_badvaddr_wen = wb_reg_exception && ((wb_reg_cause === UFix(10)) || (wb_reg_cause === UFix(11)))
// write cause to PCR on an exception
@ -671,7 +673,7 @@ class rocketCtrl extends Component
io.dpath.sel_pc :=
Mux(wb_reg_exception, PC_EVEC, // exception
Mux(wb_reg_replay, PC_WB, // replay
Mux(replay_wb, PC_WB, // replay
Mux(wb_reg_eret, PC_PCR, // eret instruction
Mux(ex_reg_btb_hit && !br_taken, PC_EX4, // mispredicted not taken branch
Mux(!ex_reg_btb_hit && br_taken, PC_BR, // mispredicted taken branch