Megan Wachs
e2695500cd
Merge pull request #41 from sifive/pwm_invert
...
PWM: Add the ability to invert the output directly in PWM
2017-10-05 16:32:26 -07:00
Megan Wachs
3e47ed6b33
PWM: Add the ability to invert the output directly in PWM (without GPIO pinmux)
2017-10-02 15:08:06 -07:00
Wesley W. Terpstra
4fcf349adb
diplomacy: update to new API ( #40 )
2017-09-27 16:33:18 -07:00
Megan Wachs
fe65a87c5c
Merge pull request #39 from sifive/signal_bundles
...
Create Signal Bundles vs just Pins
2017-09-25 11:21:08 -07:00
Megan Wachs
77df75f4ed
GPIO Pins needs clone type.
2017-09-22 16:38:37 -07:00
Megan Wachs
5d1e9b793a
signal_bundles: add missing file
2017-09-22 13:55:55 -07:00
Megan Wachs
81e301f9f7
pinctrl: Create extendable Signal classes
2017-09-22 13:17:31 -07:00
Megan Wachs
38f537c438
device pins: Create classes that can be something other than a Pin subclass
2017-09-20 16:43:42 -07:00
Megan Wachs
6a13639cf3
SPI: Make it easier to build arbitrary bundles
2017-09-20 16:21:21 -07:00
Henry Cook
f8dcfbacfa
uart: use PeripheryBusKey ( #38 )
2017-09-15 14:54:10 -07:00
Megan Wachs
d5554bfe95
Merge pull request #37 from sifive/synchronizers
...
remove duplicate ResetCatchAndSync definition
2017-09-07 13:34:14 -07:00
Megan Wachs
97c3fcb4b6
shiftregs: Use SyncResetSynchronizerShiftReg primitives where appropriate
2017-09-06 10:59:07 -07:00
Megan Wachs
4381e395af
i2c/uart: Name the synchronizers
2017-09-05 18:40:22 -07:00
Megan Wachs
48222bcd2d
gpio: Use Synchronizer for the inputs
2017-09-05 18:35:09 -07:00
Megan Wachs
1feaefe4c5
i2c, uart: Use Synchronizer primitives for the inputs
2017-09-05 18:32:37 -07:00
Megan Wachs
c68d556768
ShiftRegInit: use the rocket-chip version since it is there now
2017-09-05 17:51:40 -07:00
Megan Wachs
7d07e3af0b
regs: remove duplicate ShiftReg file which is now in rocket-chip
2017-09-05 17:33:32 -07:00
Megan Wachs
acb8889382
remove duplicate ResetCatchAndSync definition
2017-08-24 18:12:36 -07:00
Megan Wachs
402017d34e
Merge pull request #35 from sifive/spi-buffers
...
spi: put a request buffer infront of SPI
2017-08-20 16:47:01 -07:00
Megan Wachs
70c25846b8
spi: Make memory mapped interface depth a parameter
2017-08-20 12:39:38 -07:00
Wesley W. Terpstra
a814cba04f
spi: put a request buffer infront of SPI
...
This will prevent SPI from blocking other pbus requests.
2017-08-19 12:52:10 -07:00
Shreesha Srinath
f266b55da9
Merge pull request #34 from ss2783/master
...
Updates to go with the fpga-shells directory
2017-08-18 14:27:57 -07:00
Shreesha Srinath
249c23e617
Renamed ShiftReg to ShiftRegister
2017-08-17 18:22:51 -07:00
Shreesha Srinath
7035ccc431
Updates to go with the fpga-shells directory
2017-08-17 18:12:49 -07:00
Wesley W. Terpstra
d973c659eb
uart: make it easy to simulate large text printouts ( #33 )
2017-08-10 16:32:48 -07:00
Shreesha Srinath
5b74df20a1
Merge pull request #31 from ss2783/fix-mockaon
...
mockaon: Adds logic to detect external rtc toggles
2017-08-04 11:46:06 -07:00
Shreesha Srinath
26dd0af657
mockaon: Adds logic to detect external rtc toggles
2017-08-02 18:11:05 -07:00
Albert Ou
7f368987a8
Merge pull request #30 from sifive/spi
...
spi: Fix invalid D channel response when flash interface is disabled
2017-08-02 13:33:11 -09:00
Albert Ou
c59356d1de
spi: Fix invalid D channel response when flash interface is disabled
...
Issue: When the memory-mapped flash region is accessed while the flash
read mode is disabled (fctrl.en flag is clear), the SPI flash controller
generates an invalid response on the D channel.
This may cause the TileLink bus to deadlock.
Workaround: Software should avoid accessing the memory-mapped flash
region when the SPI controller is not in the flash read mode.
2017-08-02 13:50:00 -07:00
Henry Cook
015f87ec6b
allow bundle content params to be specified via a def ( #29 )
2017-08-02 11:46:27 -07:00
Wesley W. Terpstra
fced2323bd
spi: remove removed sink arg
2017-07-26 16:02:44 -07:00
Yunsup Lee
86010395ad
Merge pull request #27 from sifive/typed_pad_ctrl
...
Seperate GPIO Peripheral Functionality
2017-07-25 16:37:46 -07:00
Yunsup Lee
4cb2f8af17
mockaon: rename pads to pins
2017-07-25 15:02:22 -07:00
Megan Wachs
aa6d911c26
Ports: Rename the 'fromXYZPort' to 'fromPort' since it's redundant
2017-07-25 08:36:28 -07:00
Megan Wachs
2139ab0d98
Merge remote-tracking branch 'origin/master' into typed_pad_ctrl
2017-07-25 07:05:22 -07:00
Yunsup Lee
5e51e1e931
uart: use PeripheryBusParams.frequency to calculate default divisor ( #28 )
2017-07-25 00:56:22 -07:00
Megan Wachs
0a80d1987d
Merge remote-tracking branch 'origin/master' into typed_pad_ctrl
2017-07-24 10:11:52 -07:00
Henry Cook
9ae6413273
periphery: peripherals now in coreplex ( #26 )
...
* periphery: peripherals now in coreplex
* use fromAsyncFIFOMaster
2017-07-23 08:31:44 -07:00
Megan Wachs
2bad829e6e
gpio: Add missing file
2017-07-20 14:53:34 -07:00
Megan Wachs
06f0d20742
Add missing cloneType methods to pin bundles
2017-07-20 11:36:31 -07:00
Megan Wachs
00086c26e6
i2c: Remove pluralization on the bundle name, i2c not i2cs
2017-07-20 10:53:44 -07:00
Megan Wachs
ef4f2ed888
Remove pluralization on interface names. Require clocks and resets explicitly when necessary
2017-07-19 14:51:50 -07:00
Megan Wachs
4d74e8f67f
Make it possible to adjust the type of pad controls used,
...
and seperate out some of the "GPIO Peripheral" from "Pin Control"
2017-07-19 08:01:42 -07:00
Henry Cook
fb9dd31374
Refactor package hierarchy. ( #25 )
2017-07-07 10:48:57 -07:00
Wesley W. Terpstra
66b2fd11bd
vc707 axi enhancements ( #24 )
...
1 - Print AXI-ID mappings
2 - Use half as many Deinterleaver buffers for the L2 backside
3 - Limit the Q depth on the PCIe control port to 2 (was 1584!)
2017-06-30 12:36:33 -07:00
Wesley W. Terpstra
886680af49
mig: fix MemoryDevice to use 'reg' properly
2017-06-29 13:41:30 -07:00
Wesley W. Terpstra
a8e20f447c
spi: include mem region ( #23 )
2017-06-28 17:46:45 -07:00
Wesley W. Terpstra
3d8c502fce
diplomacy: add reg-names to devices ( #22 )
2017-06-28 17:45:18 -07:00
Megan Wachs
2154e9eb3f
gpio: Make IOF optional ( #21 )
...
* gpio: Make IOF optional
* IOF: Make the default false
2017-06-19 12:41:38 -07:00
Henry Cook
473464eaa9
make some base bundle classes easier to clone ( #20 )
2017-06-14 19:47:56 -07:00
