This website requires JavaScript.
Explore
Help
Sign In
riscv
/
sifive-blocks
Watch
1
Star
0
Fork
0
You've already forked sifive-blocks
Code
Releases
Activity
93
Commits
1
Branch
0
Tags
7f368987a8f9135b8fd3ec80cff5f62a42fbd144
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Albert Ou
7f368987a8
Merge pull request
#30
from sifive/spi
...
spi: Fix invalid D channel response when flash interface is disabled
2017-08-02 13:33:11 -09:00
src/main
/scala
spi: Fix invalid D channel response when flash interface is disabled
2017-08-02 13:50:00 -07:00
vsrc
Initial commit.
2016-11-29 04:08:44 -08:00
.gitignore
Add /target to .gitignore.
2016-11-30 13:29:54 -08:00
LICENSE
Initial commit.
2016-11-29 04:08:44 -08:00
S
Description
Freedom RTL blocks (
https://github.com/sifive/sifive-blocks
)
280
KiB
Languages
Scala
99.8%
Verilog
0.2%