riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
74 Commits 1 Branch 0 Tags 280 KiB
Scala 99.8%
Verilog 0.2%
a8e20f447c
Go to file
Wesley W. Terpstra a8e20f447c spi: include mem region (#23)
2017-06-28 17:46:45 -07:00
src/main/scala spi: include mem region (#23) 2017-06-28 17:46:45 -07:00
vsrc Initial commit. 2016-11-29 04:08:44 -08:00
.gitignore Add /target to .gitignore. 2016-11-30 13:29:54 -08:00
LICENSE Initial commit. 2016-11-29 04:08:44 -08:00