riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
91 Commits 1 Branch 0 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Henry Cook 015f87ec6b allow bundle content params to be specified via a def (#29)
2017-08-02 11:46:27 -07:00
src/main/scala
allow bundle content params to be specified via a def (#29)
2017-08-02 11:46:27 -07:00
vsrc
Initial commit.
2016-11-29 04:08:44 -08:00
.gitignore
Add /target to .gitignore.
2016-11-30 13:29:54 -08:00
LICENSE
Initial commit.
2016-11-29 04:08:44 -08:00
Description
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
280 KiB
Languages
Scala 99.8%
Verilog 0.2%