c59356d1de9646b73acc614fe853411770f83c9a
Issue: When the memory-mapped flash region is accessed while the flash read mode is disabled (fctrl.en flag is clear), the SPI flash controller generates an invalid response on the D channel. This may cause the TileLink bus to deadlock. Workaround: Software should avoid accessing the memory-mapped flash region when the SPI controller is not in the flash read mode.
Description
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
280 KiB
0 Stars
1 Watchers
0 Forks
Languages
Scala
99.8%
Verilog
0.2%