This website requires JavaScript.
Explore
Help
Sign In
riscv
/
sifive-blocks
Watch
1
Star
0
Fork
0
You've already forked sifive-blocks
Code
Releases
Activity
109
Commits
1
Branch
0
Tags
97c3fcb4b67092604bf96cef551c56ccf7d36822
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Megan Wachs
97c3fcb4b6
shiftregs: Use SyncResetSynchronizerShiftReg primitives where appropriate
2017-09-06 10:59:07 -07:00
src/main
/scala
shiftregs: Use SyncResetSynchronizerShiftReg primitives where appropriate
2017-09-06 10:59:07 -07:00
vsrc
Updates to go with the fpga-shells directory
2017-08-17 18:12:49 -07:00
.gitignore
Add /target to .gitignore.
2016-11-30 13:29:54 -08:00
LICENSE
Initial commit.
2016-11-29 04:08:44 -08:00
Description
Freedom RTL blocks (
https://github.com/sifive/sifive-blocks
)
280
KiB
Languages
Scala
99.8%
Verilog
0.2%