riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
78 Commits 1 Branch 0 Tags 280 KiB
Scala 99.8%
Verilog 0.2%
9ae6413273
Go to file
Henry Cook 9ae6413273 periphery: peripherals now in coreplex (#26) 
* periphery: peripherals now in coreplex

* use fromAsyncFIFOMaster
2017-07-23 08:31:44 -07:00
src/main/scala periphery: peripherals now in coreplex (#26) 2017-07-23 08:31:44 -07:00
vsrc Initial commit. 2016-11-29 04:08:44 -08:00
.gitignore Add /target to .gitignore. 2016-11-30 13:29:54 -08:00
LICENSE Initial commit. 2016-11-29 04:08:44 -08:00