Logo
Explore Help
Sign In
riscv/sifive-blocks
Watch 1
Star 0
Fork 0
Code Releases Activity
104 Commits 1 Branch 0 Tags
7d07e3af0b54791c40c47badcc5c67c03f1bb29f
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Megan Wachs 7d07e3af0b regs: remove duplicate ShiftReg file which is now in rocket-chip
2017-09-05 17:33:32 -07:00
src/main/scala
regs: remove duplicate ShiftReg file which is now in rocket-chip
2017-09-05 17:33:32 -07:00
vsrc
Updates to go with the fpga-shells directory
2017-08-17 18:12:49 -07:00
.gitignore
Add /target to .gitignore.
2016-11-30 13:29:54 -08:00
LICENSE
Initial commit.
2016-11-29 04:08:44 -08:00
S
Description
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
280 KiB
Languages
Scala 99.8%
Verilog 0.2%
Powered by Gitea Version: 1.27.1 Page: 26ms Template: 3ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API