This website requires JavaScript.
Explore
Help
Sign In
riscv
/
sifive-blocks
Watch
1
Star
0
Fork
0
You've already forked sifive-blocks
Code
Releases
Activity
89
Commits
1
Branch
0
Tags
86010395adffd9ee4a42f5240b08bb0f243972ff
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Yunsup Lee
86010395ad
Merge pull request
#27
from sifive/typed_pad_ctrl
...
Seperate GPIO Peripheral Functionality
2017-07-25 16:37:46 -07:00
src/main
/scala
mockaon: rename pads to pins
2017-07-25 15:02:22 -07:00
vsrc
Initial commit.
2016-11-29 04:08:44 -08:00
.gitignore
Add /target to .gitignore.
2016-11-30 13:29:54 -08:00
LICENSE
Initial commit.
2016-11-29 04:08:44 -08:00
Description
Freedom RTL blocks (
https://github.com/sifive/sifive-blocks
)
280
KiB
Languages
Scala
99.8%
Verilog
0.2%