riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
106 Commits 1 Branch 0 Tags 280 KiB
Scala 99.8%
Verilog 0.2%
1feaefe4c5
Go to file
Megan Wachs 1feaefe4c5 i2c, uart: Use Synchronizer primitives for the inputs
2017-09-05 18:32:37 -07:00
src/main/scala i2c, uart: Use Synchronizer primitives for the inputs 2017-09-05 18:32:37 -07:00
vsrc Updates to go with the fpga-shells directory 2017-08-17 18:12:49 -07:00
.gitignore Add /target to .gitignore. 2016-11-30 13:29:54 -08:00
LICENSE Initial commit. 2016-11-29 04:08:44 -08:00