riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
95 Commits 1 Branch 0 Tags 280 KiB
Scala 99.8%
Verilog 0.2%
5b74df20a1
Go to file
Shreesha Srinath 5b74df20a1 Merge pull request #31 from ss2783/fix-mockaon 
mockaon: Adds logic to detect external rtc toggles
2017-08-04 11:46:06 -07:00
src/main/scala mockaon: Adds logic to detect external rtc toggles 2017-08-02 18:11:05 -07:00
vsrc Initial commit. 2016-11-29 04:08:44 -08:00
.gitignore Add /target to .gitignore. 2016-11-30 13:29:54 -08:00
LICENSE Initial commit. 2016-11-29 04:08:44 -08:00