c8c312e860
minor btb cleanup
Andrew Waterman
2015-07-29 15:03:01 -07:00
8b1ab23347
update README.md
Henry Cook
2015-07-28 16:12:17 -07:00
4daa20b5fe
simplify .sbt files
Henry Cook
2015-07-28 15:15:34 -07:00
a2fdcdcaef
Use Seq, not Iterable, when traversal order matters
Andrew Waterman
2015-07-29 00:24:58 -07:00
431dd2219b
Another Bits -> BitPat
Andrew Waterman
2015-07-28 20:13:56 -07:00
a69c749249
Fix compilation with scala 2.11.6
Andrew Waterman
2015-07-28 16:24:45 -07:00
6a44cd43fd
Update README.md
Henry Cook
2015-07-28 16:20:18 -07:00
8eb20cde44
Update LICENSE
Henry Cook
2015-07-28 16:07:30 -07:00
2225a6d5b4
Initial commit
Henry Cook
2015-07-28 15:52:07 -07:00
049fc8dc24
Chisel3 compatibility: use BitPat for don't-cares
Andrew Waterman
2015-07-28 02:48:49 -07:00
f8ec6d6393
Chisel3 compatibility: use BitPat for don't-cares
Andrew Waterman
2015-07-28 02:46:23 -07:00
d21ffa4dba
Streamline makefiles for more robust test dependency generation. Note: emulator/generated-src-debug no longer used
Henry Cook
2015-07-28 00:23:31 -07:00
efd6458a3d
add zscale programs
Yunsup Lee
2015-07-27 19:06:06 -07:00
e571ebaf7f
bump zscale
Yunsup Lee
2015-07-27 17:23:38 -07:00
f2dcc40e67
Chisel3 compatibility changes
Andrew Waterman
2015-07-27 12:42:20 -07:00
866396545d
For vlsi, make Memdessert elaborate before Top so the generated Makefrag-tests doesn't get overwritten
Henry Cook
2015-07-23 17:00:22 -07:00
0e06c941df
Chisel3 compatibility fixes
Andrew Waterman
2015-07-23 14:58:46 -07:00
caf89baeb7
update zscale
Yunsup Lee
2015-07-23 13:59:45 -07:00
ae73e3a997
Only instantiate div/sqrt unit if requested
Andrew Waterman
2015-07-22 22:17:26 -07:00
e9433ee01e
Minor cleanup
Andrew Waterman
2015-07-22 17:32:44 -07:00
b4e4ceed3d
Factor out some more hazard detection code
Andrew Waterman
2015-07-22 15:52:13 -07:00
bd785e7d19
Factor out common hazard detection code
Andrew Waterman
2015-07-22 15:46:20 -07:00
bd4ff35a4b
Upgrade sbt to 0.13.8, simplify build.scala Tasks, generate tests from TestGenerator App, set addons with env variable ROCKETCHIP_ADDONS
Henry Cook
2015-07-22 11:49:10 -07:00
cc447c8110
Refactor pipeline RTL (merge ctrl + dpath into rocket)
Andrew Waterman
2015-07-21 17:10:56 -07:00
25e1412a33
Merge pull request #11 from ucb-bar/regression-fixes
Andrew Waterman
2015-07-20 12:58:54 -07:00
d6b29ca9cc
Run regression with bash's "-ex" mode
Palmer Dabbelt
2015-07-20 12:21:19 -07:00
9bbecffbb8
Have regression run "make" before "make run-asm-tests"
Palmer Dabbelt
2015-07-20 12:20:32 -07:00
a99b1e3a01
append config name to generated Makefrag filename
Yunsup Lee
2015-07-17 12:34:49 -07:00
777facf91e
update tools
Yunsup Lee
2015-07-17 12:33:19 -07:00
e7802825c3
add Zscale testing
Yunsup Lee
2015-07-17 12:02:02 -07:00
ac6e73e317
Add Wire() wrap
Andrew Waterman
2015-07-15 20:24:18 -07:00
3c0475e08b
Add Wire() wrap
Andrew Waterman
2015-07-15 20:24:03 -07:00
2d6b3b2331
Don't use clone
Andrew Waterman
2015-07-15 18:06:27 -07:00
276f53b652
Delete BigMem; it's not used anymore
Andrew Waterman
2015-07-15 17:41:47 -07:00
5b7f3c3006
Don't use clone
Andrew Waterman
2015-07-15 17:30:50 -07:00
1e977d12f2
Update README.md
Henry Cook
2015-07-15 16:25:04 -07:00
f5b3649b73
Merge commit 'd819fb28c3370747475d7c5f4b641723cab1fd0c' into rocc-fpu-port
Henry Cook
2015-07-15 15:29:56 -07:00
15cec0eab7
Vec(Reg) -> Reg(Vec)
Andrew Waterman
2015-07-15 12:44:54 -07:00
be2ff6dec7
Vec(Reg) -> Reg(Vec)
Andrew Waterman
2015-07-15 12:33:46 -07:00
4c7c3f5bb2
add test generate for ZscaleTop
Yunsup Lee
2015-07-14 16:26:28 -07:00
d6df479870
move 'include /Makefrag' out of top-level Makefrag
Yunsup Lee
2015-07-14 16:13:32 -07:00
76046c52fe
Cleanup testing rv64uf
Henry Cook
2015-07-13 18:56:18 -07:00
186e32a546
Merge pull request #9 from ucb-bar/param-based-makefrags
Henry Cook
2015-07-13 15:51:28 -07:00
302cd3e638
Added BuildZscale param for use in Top and makefrag generation
Henry Cook
2015-07-13 15:46:42 -07:00
407d8e473e
first cut at parameter-based testing
Henry Cook
2015-07-13 14:54:26 -07:00
5dc3da008e
Use Chisel3 SeqMem construct
Andrew Waterman
2015-07-11 13:36:14 -07:00
3233867390
Use Chisel3 SeqMem construct
Andrew Waterman
2015-07-11 13:32:45 -07:00
4e4015089d
rename Configs source
Henry Cook
2015-07-09 15:04:11 -07:00
3573fcdf2d
bump uncore
Henry Cook
2015-07-09 14:42:38 -07:00
fb91e3e1ab
minor metadata API update (0.3.3)
Henry Cook
2015-07-09 14:35:39 -07:00
80ad1eac70
Update README.md
Henry Cook
2015-07-08 19:05:18 -07:00
09e29e8fe0
add zscale
Yunsup Lee
2015-07-07 20:38:47 -07:00
e6a13cdeba
New machine-mode timer facility
Yunsup Lee
2015-07-07 17:26:07 -07:00
4fbb0f80ff
Added some multicore/multibanks named ChiselConfigs
Henry Cook
2015-07-06 18:21:06 -07:00
854fd64fba
Added optional Makefile includes for private chip repos
Henry Cook
2015-07-06 17:15:27 -07:00
5ed2899e56
Merge pull request #10 from wsong83/fix
Henry Cook
2015-07-06 15:18:49 -07:00
5362e2bbbd
New machine-mode timer facility
Andrew Waterman
2015-07-05 16:38:49 -07:00
55059632c4
Temporarily use HTIF to push RTC value to cores
Andrew Waterman
2015-07-05 16:19:39 -07:00
d3ccec1044
Massive update containing several months of changes from the now-defunct private chip repo.
Henry Cook
2015-06-25 23:17:35 -07:00
d7cb60e8fa
L2 WritebackUnit bug fix
Henry Cook
2015-07-02 13:52:40 -07:00
12d8d8c5e3
Merge pull request #8 from seldridge/master
Scott Beamer
2015-06-28 08:54:24 -05:00
b4cd8c5981
Fix vlsi_mem_gen for Python 2 or 3
Schuyler Eldridge
2015-06-25 12:48:31 -07:00
a42832fc70
Fix fpga_mem_gen for Python 2 and 3 Environments
Schuyler Eldridge
2015-06-25 10:40:59 -07:00
b4e38192a1
Fix (?) L2$ miss bug
Andrew Waterman
2015-06-24 18:01:56 -07:00
5e009ecc75
Fix an apparently benign PC sign-extension bug
Andrew Waterman
2015-06-11 16:08:18 -07:00
ea76800d1a
Fix data array reset bug
Andrew Waterman
2015-06-11 15:28:23 -07:00
4b6cd7f3eb
Merge branch 'master' of ucb-bar/rocket into rocc-fpu-port for priv1.7
Colin Schmidt
2015-06-03 15:51:53 -07:00
4db60d9e9d
code clean in dcache, no need to check the condition twice.
Wei Song
2015-06-02 22:06:12 +01:00
b6e68773fd
nbdcache, writeback unit: when release is not ready and data is not ready for a beat too, no need to re-read data array.
Wei Song
2015-05-30 16:25:27 +01:00
f3a838cedf
nasti converters, hub bugfix
Henry Cook
2015-05-19 18:40:34 -07:00
a59ba39310
bump submodule for fpga-zynq
Scott Beamer
2015-05-21 11:26:57 -07:00
38edbc78e5
Merge pull request #5 from amsharifian/master
Scott Beamer
2015-05-21 11:24:25 -07:00