riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

update README.md

Browse Source
This commit is contained in:
Henry Cook 2015-07-28 16:12:17 -07:00
parent 4daa20b5fe
commit 8b1ab23347
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
uncore/README.md
View File

@ -3,9 +3,10 @@ Uncore Library
This is the repository for uncore components assosciated with Rocket chip
project. To uses these modules, include this repo as a git submodule within
the your chip repository and add it as Project in your chip's build.scala.
These components are only dependent on Chisel, i.e.
the your chip repository and add it as a project in your chip's build.scala.
These components are only dependent on the ucb-bar/chisel repo, i.e.
lazy val uncore = project.dependsOn(chisel)
lazy val uncore = Project("uncore", file("uncore"), settings = buildSettings) dependsOn(chisel)
ScalaDoc for the uncore library is available <a href="http://ucb-bar.github.io/uncore/latest/api/">here</a>
and an overview of the TileLink Protocol is available <a href="https://docs.google.com/document/d/1Iczcjigc-LUi8QmDPwnAu1kH4Rrt6Kqi1_EUaCrfrk8/pub">here</a>, with associated CoherencePolicy documentation <a href="https://docs.google.com/document/d/1vBPgrlvuLmvCB33dVb1wr3xc9f8uOrNzZ9AFMGHeSkg/pub">here</a>.