Howard Mao
|
ffe7df2fed
|
make sure TL -> NASTI converter acquire ready not dependent on valid
|
2015-10-20 22:09:22 -07:00 |
|
Howard Mao
|
1c135c1628
|
fix ready-valid mixup in TileLink unwrapper
|
2015-10-20 21:07:42 -07:00 |
|
Henry Cook
|
4389b9edb0
|
tilelink parameter tweak: addrBits now a constant
|
2015-10-20 15:00:30 -07:00 |
|
Howard Mao
|
d12403e7dc
|
fix up and simplify TL -> NASTI converter logic
|
2015-10-19 13:47:13 -07:00 |
|
Henry Cook
|
d391f97953
|
Minor refactor of StoreGen/AMOALU. Bugfix for 32b ops in L2's AMOALU.
|
2015-10-16 19:11:06 -07:00 |
|
Henry Cook
|
e1f573918d
|
simplify TileLinkParameters with Option
|
2015-10-16 18:24:38 -07:00 |
|
Howard Mao
|
49667aa4b0
|
make sure broadcast acquire tracker doesn't try to send requests back-to-back
|
2015-10-14 18:56:13 -07:00 |
|
Howard Mao
|
1d362d6d3a
|
make sure correct parameters are used for TileLink constructors
|
2015-10-14 17:58:54 -07:00 |
|
Henry Cook
|
7fa3eb95e3
|
refactor tilelink params
|
2015-10-14 12:13:37 -07:00 |
|
Henry Cook
|
66ea39638e
|
GlobalAddrMap
|
2015-10-14 00:23:28 -07:00 |
|
Henry Cook
|
31be6407ec
|
Removed all traces of params
|
2015-10-14 00:23:28 -07:00 |
|
Henry Cook
|
908922c1a4
|
refactor NASTI to not use param
|
2015-10-14 00:23:28 -07:00 |
|
Howard Mao
|
47da284e56
|
TileLinkNarrower should do nothing if interfaces are the same width
|
2015-10-13 13:28:47 -07:00 |
|
Howard Mao
|
83df05cb6a
|
add TileLink data narrower
|
2015-10-13 12:45:39 -07:00 |
|
Howard Mao
|
993ed86198
|
move ReorderQueue to utils.scala
|
2015-10-13 09:49:22 -07:00 |
|
Andrew Waterman
|
0fe16ac1c0
|
Chisel3 compatibility fixes
|
2015-09-30 14:37:00 -07:00 |
|
Howard Mao
|
1e7f656527
|
get release block address from inner release
|
2015-09-28 15:02:51 -07:00 |
|
Andrew Waterman
|
3b1da4c57e
|
Revert "replace remaining uses of Vec.fill"
This reverts commit b6bb4e42127d1ed42b55ec8b859a4e074b347d47.
|
2015-09-25 17:06:57 -07:00 |
|
Andrew Waterman
|
20b7a82ab6
|
Use Vec.fill, not Vec.apply, when making Vec literals
|
2015-09-25 17:06:52 -07:00 |
|
Andrew Waterman
|
2179cb64ae
|
Let isRead be true for store-conditional
This works around a deadlock bug in the L1 D$, and is arguably true.
|
2015-09-25 15:28:02 -07:00 |
|
Howard Mao
|
308022210a
|
use updated NASTI channel constructors
|
2015-09-25 12:07:27 -07:00 |
|
Howard Mao
|
8c4ac0f4f3
|
make sure CSR/SCR data width matches xLen
|
2015-09-25 12:07:03 -07:00 |
|
Howard Mao
|
d1f2d40a90
|
replace remaining uses of Vec.fill
|
2015-09-24 17:50:09 -07:00 |
|
Howard Mao
|
3ff830e118
|
ReorderQueue uses Vec of Bools instead of Bits for roq_free
|
2015-09-24 17:43:53 -07:00 |
|
Howard Mao
|
83740dfaa5
|
Merge branch 'master' of github.com:ucb-bar/uncore
|
2015-09-24 17:10:09 -07:00 |
|
Howard Mao
|
3b86790c3f
|
replace NASTIMasterIO and NASTISlaveIO with NASTIIO
|
2015-09-24 16:58:20 -07:00 |
|
ducky
|
ee6754daca
|
Fix clone -> cloneType
|
2015-09-24 16:18:25 -07:00 |
|
Howard Mao
|
b4d21148ec
|
get rid of NASTI error assertion
|
2015-09-22 09:43:42 -07:00 |
|
Howard Mao
|
8b2341b1b1
|
use reorder queue instead of extra tag bit to determine TL g_type in NASTI -> TL converter
|
2015-09-18 09:41:37 -07:00 |
|
Howard Mao
|
bd536d8832
|
make HTIFModuleIO an anonymous bundle
|
2015-09-14 12:58:44 -07:00 |
|
Howard Mao
|
9d89d2a558
|
get rid of MemIO -> TileLink converters
|
2015-09-14 12:58:44 -07:00 |
|
Howard Mao
|
f9965648f2
|
fix up some things in tilelink.scala
|
2015-09-14 12:57:54 -07:00 |
|
Howard Mao
|
64717706a9
|
get rid of non-NASTI RTC module
|
2015-09-14 12:57:54 -07:00 |
|
Howard Mao
|
6ee6ea4f1e
|
use Put/Get/PutBlock/GetBlock constructors in broadcast hub
|
2015-09-14 12:57:54 -07:00 |
|
Howard Mao
|
ae3d96013a
|
make TL -> NASTI converter ingest ClientUncachedTileLinkIO and move functionality to Unwrapper
|
2015-09-14 12:57:54 -07:00 |
|
Howard Mao
|
21f96f382c
|
split off SCR functionality from HTIF
|
2015-09-14 12:57:54 -07:00 |
|
Howard Mao
|
bdc6972a8d
|
separate RTC updates from HTIF
|
2015-09-14 12:56:44 -07:00 |
|
Howard Mao
|
24f3fac90a
|
fix broadcast hub and TL -> NASTI converter to support subblock operations
|
2015-09-14 12:56:44 -07:00 |
|
Andrew Waterman
|
24389a5257
|
Chisel3 compatibility fixes
|
2015-09-11 15:41:39 -07:00 |
|
Andrew Waterman
|
350d530766
|
Use Vec.fill, not Vec.apply, for Vec literals
|
2015-08-27 10:00:43 -07:00 |
|
Andrew Waterman
|
94287fed90
|
Avoid type-unsafe assignments
|
2015-08-27 09:57:36 -07:00 |
|
Andrew Waterman
|
05d311c517
|
Use Vec.apply, not Vec.fill, for type nodes
|
2015-08-27 09:47:02 -07:00 |
|
Henry Cook
|
005752e2a6
|
use the parameters used to create the original object
|
2015-08-10 14:43:17 -07:00 |
|
Andrew Waterman
|
01fc61ba96
|
Don't construct so many Vecs
|
2015-08-05 18:43:59 -07:00 |
|
Howard Mao
|
a551a12d70
|
add missing Wire wrap in BasicCrossbar
|
2015-08-05 17:05:31 -07:00 |
|
Andrew Waterman
|
eb6583d607
|
use cloneType in PhysicalNetworkIO
|
2015-08-05 16:47:49 -07:00 |
|
Andrew Waterman
|
798ddeb5f5
|
Chisel3 compatibility: use >>Int instead of >>UInt
The latter doesn't contract widths anymore.
|
2015-08-04 13:15:17 -07:00 |
|
Andrew Waterman
|
fb718f03c1
|
bump scala to 2.11.6
|
2015-08-03 19:50:58 -07:00 |
|
Andrew Waterman
|
77cf26aeba
|
Chisel3: Flip order of := and <>
|
2015-08-03 18:53:39 -07:00 |
|
Andrew Waterman
|
121e4fb511
|
Flip direction of some bulk connects
|
2015-08-03 18:01:14 -07:00 |
|