riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink parameter tweak: addrBits now a constant

Browse Source
This commit is contained in:
Henry Cook
2015-10-20 14:54:36 -07:00
parent d12403e7dc
commit 4389b9edb0
1 changed files with 1 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
uncore/src/main/scala/tilelink.scala
View File

@@ -31,7 +31,6 @@ case class TileLinkParameters(
maxClientXacts: Int,
maxClientsPerPort: Int,
maxManagerXacts: Int,
addrBits: Int,
dataBits: Int,
dataBeats: Int = 4,
overrideDataBitsPerBeat: Option[Int] = None
@@ -58,7 +57,7 @@ trait HasTileLinkParameters {
val tlMaxManagerXacts = tlExternal.maxManagerXacts
val tlClientXactIdBits = log2Up(tlMaxClientXacts*tlMaxClientsPerPort)
val tlManagerXactIdBits = log2Up(tlMaxManagerXacts)
val tlBlockAddrBits = tlExternal.addrBits
val tlBlockAddrBits = p(PAddrBits) - p(CacheBlockOffsetBits)
val tlDataBeats = tlExternal.dataBeats
val tlDataBits = tlExternal.dataBitsPerBeat
val tlDataBytes = tlDataBits/8