Andrew Waterman 2179cb64ae Let isRead be true for store-conditional ...

This works around a deadlock bug in the L1 D$, and is arguably true.

2015-09-25 15:28:02 -07:00

uncore

Let isRead be true for store-conditional

2015-09-25 15:28:02 -07:00

S

Description

Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)

13 MiB

Languages

Scala 93.1%

C++ 2.1%

Python 2%

Makefile 1.2%

Verilog 0.8%

Other 0.7%