riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
433 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
798ddeb5f5
Go to file
Andrew Waterman 798ddeb5f5 Chisel3 compatibility: use >>Int instead of >>UInt 
The latter doesn't contract widths anymore.
2015-08-04 13:15:17 -07:00
uncore Chisel3 compatibility: use >>Int instead of >>UInt 2015-08-04 13:15:17 -07:00