Henry Cook
|
2b977325e3
|
Make prefetch type available in a_type, issue probeInvalidates for putPrefetches
|
2015-11-16 23:26:13 -08:00 |
|
Andrew Waterman
|
d426ecee78
|
Remove IPI network
This is now provided via MMIO.
|
2015-11-16 21:52:24 -08:00 |
|
Henry Cook
|
0290635454
|
amo_shift_bits -> amo_shift_bytes
|
2015-11-16 19:07:58 -08:00 |
|
Henry Cook
|
64aaf71b06
|
L2AcquireTracker refactor to support merging Gets and Puts into Prefetches of the correct type.
Transaction metadata for primary and seconday misses now stored in the secondary miss queue.
Added BuiltInAcquireBuilder factory.
|
2015-11-16 18:10:09 -08:00 |
|
Henry Cook
|
03fa06e6e7
|
fix prefetch lockup on L2 hit
|
2015-11-15 12:51:34 -08:00 |
|
Howard Mao
|
e12efab423
|
skip meta_write state if no meta write pending
|
2015-11-13 13:50:35 -08:00 |
|
Howard Mao
|
7e7d688a01
|
make sure L2 passes no-alloc acquires through to outer memory
|
2015-11-12 15:40:58 -08:00 |
|
Howard Mao
|
b3865c370a
|
make sure correct addr_beat is sent for Get response by narrower/converter
|
2015-11-12 15:40:38 -08:00 |
|
Howard Mao
|
f397d61033
|
add alloc option to Put constructor
|
2015-11-12 11:39:59 -08:00 |
|
Howard Mao
|
7733fbe6a3
|
make sure no-alloc write still updates data array if there is a cache hit
|
2015-11-12 11:39:36 -08:00 |
|
Howard Mao
|
b59ce5fed4
|
make sure L2 waits for outer grant before sending grant for write request
|
2015-11-10 16:06:14 -08:00 |
|
Howard Mao
|
42d3d09d7a
|
add a ClientTileLinkEnqueuer to complement the TileLinkEnqueuer
|
2015-11-09 11:49:19 -08:00 |
|
Howard Mao
|
7942be4e01
|
make sure outerTL method is idempotent
|
2015-11-09 11:10:02 -08:00 |
|
Henry Cook
|
e3efc09b5b
|
remove unnecessary UInt encode/decode on releaseMatches path
|
2015-11-05 17:20:03 -08:00 |
|
Henry Cook
|
3698153535
|
OHToUInt instead of PriorityEncoder on Acq/RelMatches signals in L2Bank
|
2015-11-03 14:31:35 -08:00 |
|
Howard Mao
|
baa2544651
|
Fix some more issues with narrower
|
2015-10-31 19:36:30 -07:00 |
|
Howard Mao
|
812c5bcc55
|
make sure narrower can handle sub-block level requests correctly
|
2015-10-31 15:58:36 -07:00 |
|
Howard Mao
|
d4b8653002
|
fix too strict assertion in broadcast hub
|
2015-10-31 15:58:10 -07:00 |
|
Howard Mao
|
c10870a87c
|
make sure ID width requirement in TL -> NASTI converter is correct
|
2015-10-27 13:25:29 -07:00 |
|
Howard Mao
|
9fa4541916
|
get rid of unused full signal in ReorderQueue
|
2015-10-26 12:17:25 -07:00 |
|
Howard Mao
|
6403f27fbe
|
fix bug in ReorderQueue breaking TileLink Unwrapper
|
2015-10-22 15:52:55 -07:00 |
|
Jim Lawson
|
4c2b0a9032
|
Add ability to generate libraryDependency on cde.
|
2015-10-22 09:57:02 -07:00 |
|
Henry Cook
|
f8594da1d3
|
depend on external cde library
|
2015-10-21 18:17:17 -07:00 |
|
Howard Mao
|
02d113b39f
|
outerDataBits / innerDataBits should be per beat, not per block
|
2015-10-21 11:31:13 -07:00 |
|
Howard Mao
|
baf95533a4
|
fix combinational loop in TileLink Unwrapper
|
2015-10-20 23:26:11 -07:00 |
|
Howard Mao
|
ffe7df2fed
|
make sure TL -> NASTI converter acquire ready not dependent on valid
|
2015-10-20 22:09:22 -07:00 |
|
Howard Mao
|
1c135c1628
|
fix ready-valid mixup in TileLink unwrapper
|
2015-10-20 21:07:42 -07:00 |
|
Henry Cook
|
4389b9edb0
|
tilelink parameter tweak: addrBits now a constant
|
2015-10-20 15:00:30 -07:00 |
|
Howard Mao
|
d12403e7dc
|
fix up and simplify TL -> NASTI converter logic
|
2015-10-19 13:47:13 -07:00 |
|
Henry Cook
|
d391f97953
|
Minor refactor of StoreGen/AMOALU. Bugfix for 32b ops in L2's AMOALU.
|
2015-10-16 19:11:06 -07:00 |
|
Henry Cook
|
e1f573918d
|
simplify TileLinkParameters with Option
|
2015-10-16 18:24:38 -07:00 |
|
Howard Mao
|
49667aa4b0
|
make sure broadcast acquire tracker doesn't try to send requests back-to-back
|
2015-10-14 18:56:13 -07:00 |
|
Howard Mao
|
1d362d6d3a
|
make sure correct parameters are used for TileLink constructors
|
2015-10-14 17:58:54 -07:00 |
|
Henry Cook
|
7fa3eb95e3
|
refactor tilelink params
|
2015-10-14 12:13:37 -07:00 |
|
Henry Cook
|
66ea39638e
|
GlobalAddrMap
|
2015-10-14 00:23:28 -07:00 |
|
Henry Cook
|
31be6407ec
|
Removed all traces of params
|
2015-10-14 00:23:28 -07:00 |
|
Henry Cook
|
908922c1a4
|
refactor NASTI to not use param
|
2015-10-14 00:23:28 -07:00 |
|
Howard Mao
|
47da284e56
|
TileLinkNarrower should do nothing if interfaces are the same width
|
2015-10-13 13:28:47 -07:00 |
|
Howard Mao
|
83df05cb6a
|
add TileLink data narrower
|
2015-10-13 12:45:39 -07:00 |
|
Howard Mao
|
993ed86198
|
move ReorderQueue to utils.scala
|
2015-10-13 09:49:22 -07:00 |
|
Andrew Waterman
|
0fe16ac1c0
|
Chisel3 compatibility fixes
|
2015-09-30 14:37:00 -07:00 |
|
Howard Mao
|
1e7f656527
|
get release block address from inner release
|
2015-09-28 15:02:51 -07:00 |
|
Andrew Waterman
|
3b1da4c57e
|
Revert "replace remaining uses of Vec.fill"
This reverts commit b6bb4e42127d1ed42b55ec8b859a4e074b347d47.
|
2015-09-25 17:06:57 -07:00 |
|
Andrew Waterman
|
20b7a82ab6
|
Use Vec.fill, not Vec.apply, when making Vec literals
|
2015-09-25 17:06:52 -07:00 |
|
Andrew Waterman
|
2179cb64ae
|
Let isRead be true for store-conditional
This works around a deadlock bug in the L1 D$, and is arguably true.
|
2015-09-25 15:28:02 -07:00 |
|
Howard Mao
|
308022210a
|
use updated NASTI channel constructors
|
2015-09-25 12:07:27 -07:00 |
|
Howard Mao
|
8c4ac0f4f3
|
make sure CSR/SCR data width matches xLen
|
2015-09-25 12:07:03 -07:00 |
|
Howard Mao
|
d1f2d40a90
|
replace remaining uses of Vec.fill
|
2015-09-24 17:50:09 -07:00 |
|
Howard Mao
|
3ff830e118
|
ReorderQueue uses Vec of Bools instead of Bits for roq_free
|
2015-09-24 17:43:53 -07:00 |
|
Howard Mao
|
83740dfaa5
|
Merge branch 'master' of github.com:ucb-bar/uncore
|
2015-09-24 17:10:09 -07:00 |
|