riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
501 Commits 1 Branch 0 Tags
64aaf71b06adc61e010f071e2df4398e24a0cce9
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Henry Cook 64aaf71b06 L2AcquireTracker refactor to support merging Gets and Puts into Prefetches of the correct type. 
Transaction metadata for primary and seconday misses now stored in the secondary miss queue.

Added BuiltInAcquireBuilder factory.
2015-11-16 18:10:09 -08:00
uncore
L2AcquireTracker refactor to support merging Gets and Puts into Prefetches of the correct type.
2015-11-16 18:10:09 -08:00
Description
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
13 MiB
Languages
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%