riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

make sure outerTL method is idempotent

Browse Source
This commit is contained in:
Howard Mao 2015-11-09 11:10:02 -08:00
parent e3efc09b5b
commit 7942be4e01
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/uncore.scala
View File

@ -98,7 +98,7 @@ abstract class ManagerCoherenceAgent(implicit p: Parameters) extends CoherenceAg
with HasCoherenceAgentWiringHelpers {
val io = new ManagerTLIO
def innerTL = io.inner
def outerTL = TileLinkIOWrapper(io.outer)(p.alterPartial({case TLId => p(OuterTLId)}))
lazy val outerTL = TileLinkIOWrapper(io.outer)(p.alterPartial({case TLId => p(OuterTLId)}))
def incoherent = io.incoherent
}