riscv/fpga-shells
1
0
Fork 0
Code Releases Activity

Commit Graph

  • b49f5cfa78 Reduce crossing and queue depths to save space and ease timing ml507 Klemens Schölhorn 2018-05-14 20:07:01 +02:00
  • 700e6b640d Document address extraction for the mig Klemens Schölhorn 2018-05-13 19:52:38 +02:00
  • 12cb1c2fa5 Implement XilinxML507MIGToTL TL to MIG converter Klemens Schölhorn 2018-05-10 21:40:52 +02:00
  • 7e53be49f9 Fix memory controller signal name Klemens Schölhorn 2018-05-10 02:27:31 +02:00
  • 77694a6741 Add clock generation for the mig Klemens Schölhorn 2018-05-10 01:04:52 +02:00
  • 589e9960c0 Move XilinxML507MIGToTL and MIG into a separate clock domain Klemens Schölhorn 2018-05-10 00:30:23 +02:00
  • 2707fa59a4 Add XilinxML507MIG periphery and connect top level signals Klemens Schölhorn 2018-05-10 00:29:22 +02:00
  • 3797385a8c Import ml507 mig TL implementation stub Klemens Schölhorn 2018-05-09 23:17:08 +02:00
  • 79b53cf2ae Add dip switches and clean up top interface Klemens Schölhorn 2018-05-01 00:07:58 +02:00
  • 5bcc4e82fd Generate separate processor and terminal clocks Klemens Schölhorn 2018-04-30 22:52:02 +02:00
  • 9c06418352 Add terminal/dvi io (unsing the same clock for now) Klemens Schölhorn 2018-04-30 00:41:05 +02:00
  • b2b19cc822 Add clock and proper reset feedback to ml507 Klemens Schölhorn 2018-04-19 01:29:15 +02:00
  • 5db71d11c2 Fix polarity of buttons and dips on the ml507 Klemens Schölhorn 2018-04-19 01:28:36 +02:00
  • f4ae1d469f Remove unused signals (pcie, mem) from ml507 shell Klemens Schölhorn 2018-04-19 01:27:35 +02:00
  • 0b421d5645 Remove incorrect jtag pin constraints form ml507 Klemens Schölhorn 2018-04-19 01:26:15 +02:00
  • 8329b232e2 Hold ml507 in reset while clock not locked Klemens Schölhorn 2018-04-19 01:25:31 +02:00
  • 2ff28e6af6 Add status indication led for the reset button Klemens Schölhorn 2018-04-18 00:26:43 +02:00
  • 41362a1cb5 Remove unused UART signals (rs and cs) from ml507 Klemens Schölhorn 2018-04-18 00:26:00 +02:00
  • e9625bf8ee Add initial ML507Shell stub based on VC707Shell Klemens Schölhorn 2018-04-12 00:42:46 +02:00
  • 9d02f530fc vc707shell: work-around too many '++'s => stack overflow issue master Wesley W. Terpstra 2018-03-22 18:08:32 -07:00
  • 080119ec7a chiplink: add pinout (#20) Wesley W. Terpstra 2018-03-22 17:13:25 -07:00
  • 0ca9f2bb66 periphery: bus api update (#17) Henry Cook 2018-03-01 01:16:04 -08:00
  • 1dda525578 prologue: support the absence of an xdc/tcl constraint file Wesley W. Terpstra 2018-02-25 15:21:03 -08:00
  • 6df6db25de Merge pull request #18 from sifive/dynamic-clock-groups Wesley W. Terpstra 2018-02-25 15:08:15 -08:00
  • 4386187016 vc707: add clock groups dynamically iff they exist Wesley W. Terpstra 2018-02-25 14:33:32 -08:00
  • b7afc83a34 xilinx prologue: support tcl for constraints Wesley W. Terpstra 2018-02-25 14:32:39 -08:00
  • 17e13a3a50 Merge pull request #16 from sifive/chiplink-100 Wesley W. Terpstra 2018-02-08 15:40:16 -08:00
  • 8519ba8d4e vc707: setup 100MHz PLL Wesley W. Terpstra 2018-01-24 17:27:29 -08:00
  • 506d2da883 vc707: update constraints to match correct mmcm Wesley W. Terpstra 2018-01-23 14:28:56 -08:00
  • 9c38f20333 vc707 axi: move addresses to line up with ChipLink Wesley W. Terpstra 2018-01-23 14:28:22 -08:00
  • 61ece0bf00 VC707 Shell : additional skewed clocks Henry Styles 2018-01-19 12:08:41 -08:00
  • 0fdbb778bf VC707 Shell : move DebugJTAG pins and connect function into a separate mix-in Henry Styles 2018-01-17 16:03:52 -08:00
  • 045b290fbd VC707 JTAG support throught XM105 FMC or reuse of LCD header Henry Styles 2018-01-10 15:23:17 -08:00
  • f9dc552ddc Xilinx unisim typo Henry Styles 2018-01-10 14:23:50 -08:00
  • 33c88b8cc4 Move Xilinx unisims into separate file Henry Styles 2017-12-22 16:44:08 -08:00
  • 8b0d7ec91a TransferSizes: just because a device CAN do more does not mean it should (#15) Wesley W. Terpstra 2017-12-10 00:42:11 -08:00
  • ba7beb676d Merge pull request #14 from sifive/vc707_mig_pcie_traits Henry Styles 2017-11-01 16:58:44 -07:00
  • e1bfb75188 VC707 Shell : Make DDR and PCIe optional, mixed into Shell with traits. Also add MMCM to provide 65Mhz (and multiples) clock Henry Styles 2017-10-31 16:03:24 -07:00
  • df8e6b8e8c xilinxvc707pciex1: use new node-style API and abstract crossing (#13) Wesley W. Terpstra 2017-10-28 12:27:24 -07:00
  • 65ac5d4588 xilinxVC707mig: convert to the island pattern (#12) Wesley W. Terpstra 2017-10-26 16:38:52 -07:00
  • eaf1c3ed54 Merge pull request #11 from sifive/vc707_use_ip_io_bundles Henry Styles 2017-10-24 17:49:31 -07:00
  • dc6bb40d1b VC707 : update contraints file to match PCIe and MIG signal names now claimed directly from the IP Henry Styles 2017-10-23 17:27:36 -07:00
  • 61b167e8d9 VC707 : use IO bundles directly from the PCIe and MIG devices instead of redeclaring signals Henry Styles 2017-10-23 16:53:59 -07:00
  • d8e50c7646 TLToAXI4: remove now unnecessary argument (#10) Wesley W. Terpstra 2017-10-12 14:37:21 -07:00
  • 66e5ac2e9e Merge pull request #8 from sifive/replace-env-vars-with-cli-args Richard Xia 2017-10-04 14:28:10 -07:00
  • 9593e5eee6 Restructure Tcl script entrypoint. Richard Xia 2017-10-03 18:24:18 -07:00
  • 4af0552374 diplomacy: update to new API (#7) Wesley W. Terpstra 2017-09-27 16:32:43 -07:00
  • 32d4083890 Merge pull request #6 from sifive/signal_bundles Megan Wachs 2017-09-25 11:20:44 -07:00
  • bf48e2c7c4 signal_bundles: Use the new way as .fromPorts is gone Megan Wachs 2017-09-22 13:31:11 -07:00
  • e9019d7570 Merge pull request #5 from sifive/vivado_vsrcs_using_file Henry Styles 2017-09-19 14:13:36 -07:00
  • 97e628639a Use a file instead of environment variable to pass VSRCS into Vivado Henry Styles 2017-09-19 14:12:23 -07:00
  • 2bed0c30dc correct invoke of board specific ip.tcl Henry Styles 2017-09-08 23:20:55 -07:00
  • 07b2ae07d2 Merge pull request #4 from sifive/vc707_2GB Henry Styles 2017-09-08 16:09:18 -07:00
  • 9f75e6eb59 Support both 4G and 1GB DIMM configuration for VC707 Henry Styles 2017-08-21 17:30:01 -07:00
  • e49f49686d Merge pull request #1 from sifive/synchronizers Megan Wachs 2017-09-07 13:33:26 -07:00
  • 31650a2d23 Merge remote-tracking branch 'origin/master' into synchronizers Megan Wachs 2017-09-07 10:46:03 -07:00
  • 385ffa7d9a Merge pull request #3 from sifive/freedomu500vc707devkit_fix_xdc Henry Styles 2017-09-07 10:42:32 -07:00
  • b7ee0ab0f0 fix PCIe vc707 design contraints : PCIe pins and UART RX sync register Henry Styles 2017-09-07 10:41:12 -07:00
  • cab572fab2 synchronizers: decided that ShiftRegInit should be reversed as the others. Megan Wachs 2017-09-07 09:54:35 -07:00
  • fd70d118d3 synchronizers: Update constraints to match new hierarchy for synchronizers Megan Wachs 2017-09-07 07:46:21 -07:00
  • 13671f906d synchronizers: Use new primitives Megan Wachs 2017-09-06 11:00:25 -07:00
  • 2389e6e957 Fix the package path for xilinx vc707mig Shreesha Srinath 2017-08-18 14:47:03 -07:00
  • 38afe2957f Fixing typos in the tcl script Shreesha Srinath 2017-08-18 11:34:35 -07:00
  • ae767458af Pass debug hooks through project-specific makefiles Shreesha Srinath 2017-08-18 11:27:02 -07:00
  • c58e79f155 vc707: Updates to the constraints and shell Shreesha Srinath 2017-08-17 18:51:01 -07:00
  • ab8cf0775f Initial commit for fpga-shells Shreesha Srinath 2017-08-16 11:23:45 -07:00