riscv
/
fpga-shells
1
0
Fork 0
Code Releases Activity

Remove unused UART signals (rs and cs) from ml507

This commit is contained in:
Klemens Schölhorn 2018-04-18 00:26:00 +02:00
parent e9625bf8ee
commit 41362a1cb5
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/shell/xilinx/ML507Shell.scala
View File

@ -105,8 +105,6 @@ abstract class ML507Shell(implicit val p: Parameters) extends RawModule {
// UART
val uart_tx = IO(Output(Bool()))
val uart_rx = IO(Input(Bool()))
val uart_rtsn = IO(Output(Bool()))
val uart_ctsn = IO(Input(Bool()))
// SDIO
val sdio_clk = IO(Output(Bool()))
@ -225,8 +223,6 @@ abstract class ML507Shell(implicit val p: Parameters) extends RawModule {
// UART
//-----------------------------------------------------------------------
uart_rtsn := false.B
def connectUART(dut: HasPeripheryUARTModuleImp): Unit = {
val uartParams = p(PeripheryUARTKey)
if (!uartParams.isEmpty) {