This website requires JavaScript.
Explore
Help
Sign In
riscv
/
fpga-shells
Watch
1
Star
0
Fork
You've already forked fpga-shells
0
Code
Releases
Activity
Freedom FPGA mappings (
https://github.com/sifive/fpga-shells
)
66
Commits
2
Branches
0
Tags
682
KiB
Scala
89.5%
Tcl
7.8%
Verilog
2%
Makefile
0.7%
ml507
Go to file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Clone in VS Code
Cite this repository
APA
BibTeX
Cancel
Klemens Schölhorn
b49f5cfa78
Reduce crossing and queue depths to save space and ease timing
2018-05-14 20:07:01 +02:00
src/main
/scala
Reduce crossing and queue depths to save space and ease timing
2018-05-14 20:07:01 +02:00
xilinx
prologue: support the absence of an xdc/tcl constraint file
2018-02-25 15:21:03 -08:00
.gitignore
Initial commit for fpga-shells
2017-08-16 11:23:45 -07:00