1
0
Commit Graph

458 Commits

Author SHA1 Message Date
0a1cd1175c add reset pin to llc 2012-07-27 18:44:39 -07:00
db91c4cf6c hwacha 2012-07-27 18:13:20 -07:00
32a16d183f consts file doesn't depend on WIDTH_PVFB if HAVE_PVFB == false 2012-07-27 18:13:20 -07:00
130fa95ed6 expand HTIF's PCR register space 2012-07-27 14:52:39 -07:00
7778802395 reduce number of outstanding transactions 2012-07-26 14:51:41 -07:00
9c50621a19 remove chip-specific uncore gunk 2012-07-26 03:26:52 -07:00
a5bea4364f memory system bug fixes 2012-07-26 00:05:21 -07:00
3a2b305ddf change htif width to 16 2012-07-25 17:25:50 -07:00
177dbdadd9 merge HTIF port and backup memory port 2012-07-25 00:18:02 -07:00
309193dd07 change llc size 2012-07-24 14:10:29 -07:00
6541cf22a4 fix bug in coherence hub, respect xact_rep.ready 2012-07-23 20:56:55 -07:00
f4e3e72ad1 hoist HTIF_WIDTH out to consts 2012-07-23 17:30:04 -07:00
a21c355114 fix htif split request/response 2012-07-23 17:15:16 -07:00
938effc053 don't dequeue probe queue during reset 2012-07-22 21:05:52 -07:00
379f021359 change ioHTIF interface between the tile/uncore boundary to cope with asynchrony 2012-07-22 18:26:02 -07:00
c892950bf1 hoist out uncore as its own component 2012-07-22 17:48:17 -07:00
0a97d6ab4d type casting 2012-07-18 13:03:35 -07:00
f42c6afed2 decouple all interfaces between tile and top
also, add an "incoherent" bit to tilelink to indicate no probes needed
2012-07-17 22:55:40 -07:00
4e44ed7400 allow back pressure on IPI requests 2012-07-17 22:55:40 -07:00
f633a55722 fix dcache tag array size 2012-07-16 22:19:03 -07:00
e496cd7584 use Mem to implement queues to speed things up 2012-07-13 21:48:05 -07:00
fd95159837 INPUT/OUTPUT orderring swapped 2012-07-12 18:16:57 -07:00
bac82762d3 use only one (wide) tag ram for set assoc. caches 2012-07-12 14:50:12 -07:00
429fcbed8e fix some LLC bugs 2012-07-11 17:56:39 -07:00
f645fb4dd7 add L2$
It still has performance bugs but no correctness bugs AFAIK.
2012-07-10 05:23:29 -07:00
5035374f36 update to new chisel 2012-07-08 17:59:41 -07:00
39d198ecdc fix htif handling of large memory reads 2012-06-26 19:12:11 -07:00
4e5f874266 update to new chisel/hwacha 2012-06-08 00:13:14 -07:00
a99cebb483 ioDecoupled -> FIFOIO, ioPipe -> PipeIO 2012-06-06 18:22:56 -07:00
04304fe788 moving util out into Chisel standard library 2012-06-06 12:51:26 -07:00
c975c21e44 views removed 2012-06-06 12:51:26 -07:00
943b6d0616 remove debug println 2012-06-06 02:48:48 -07:00
7f6319047e update to new scala/chisel/Mem 2012-06-06 02:47:22 -07:00
7408c9ab69 removing wires 2012-05-24 10:42:39 -07:00
181b20d69c working vec unit with pvfb 2012-05-24 10:38:14 -07:00
faee45bf4c fix setpcr/clearpcr not writing rd 2012-05-21 07:25:35 -07:00
c9602a0d2e fix vector control decode bug 2012-05-15 10:26:37 -07:00
d0bc995c88 Fixed IRQ_IPI -> IRQ_TIMER typo 2012-05-14 22:25:12 -07:00
a2f6d01c1b add programmable coreid register 2012-05-09 03:09:22 -07:00
e0e1cd5d32 add IPIs and an IPI test
IPIs are routed through the HTIF, which seems weird, but that makes it
so cores can bring each other out of reset with IPIs.
2012-05-08 22:58:00 -07:00
87cbae2c8a Removed defunct ioDmem 2012-05-07 17:31:39 -07:00
b851f1b34c support maximum-MTU HTIF packets 2012-05-03 21:11:43 -07:00
171c87002e reduce HTIF clock divider for now 2012-05-03 04:21:11 -07:00
e1f9dc2c1f generalize page table walker
also, don't instantiate vitlb when !HAVE_VEC
2012-05-03 02:29:09 -07:00
2d4e5d3813 fix pseudo-LRU verilog generation bug 2012-05-02 19:31:31 -07:00
622a801bb1 Refactored cpu/cache interface to use nested bundles 2012-05-02 11:54:28 -07:00
65ff397122 improved instruction decoding
it now makes use of don't-cares by performing logic minimization
2012-05-01 20:16:36 -07:00
4cfa6cd9a8 force Top.main's return type to Unit 2012-05-01 19:55:16 -07:00
5819beed64 use parameterized FP units 2012-05-01 01:25:43 -07:00
eafdffe125 simplify page table walker; speed up emulator 2012-05-01 01:24:36 -07:00