riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Fixed IRQ_IPI -> IRQ_TIMER typo

Browse Source
This commit is contained in:
Gage W Eads 2012-05-14 22:25:12 -07:00
parent a2f6d01c1b
commit d0bc995c88
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/ctrl.scala
View File

@ -493,7 +493,7 @@ class rocketCtrl extends Component
vec_irq);
val id_cause =
Mux(p_irq_ipi, UFix(CAUSE_INTERRUPT+IRQ_IPI,6),
Mux(p_irq_timer, UFix(CAUSE_INTERRUPT+IRQ_IPI,6),
Mux(p_irq_timer, UFix(CAUSE_INTERRUPT+IRQ_TIMER,6),
vec_irq_cause))
when (reset.toBool || io.dpath.killd) {