riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
414 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
2d4e5d3813
Go to file
Andrew Waterman 2d4e5d3813 fix pseudo-LRU verilog generation bug
2012-05-02 19:31:31 -07:00
rocket/src/main/scala fix pseudo-LRU verilog generation bug 2012-05-02 19:31:31 -07:00