This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
Code
Releases
Activity
444
Commits
1
Branch
0
Tags
379f02135912b4b5fe7e48dc128bd8f3853eb6f1
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Yunsup Lee
379f021359
change ioHTIF interface between the tile/uncore boundary to cope with asynchrony
2012-07-22 18:26:02 -07:00
rocket/src/main
/scala
change ioHTIF interface between the tile/uncore boundary to cope with asynchrony
2012-07-22 18:26:02 -07:00
S
Description
Rocket Chip Generator (
https://github.com/freechipsproject/rocket-chip
)
13
MiB
0
Stars
1
Watchers
0
Forks
Languages
Scala
93.1%
C++
2.1%
Python
2%
Makefile
1.2%
Verilog
0.8%
Other
0.7%