 Wesley W. Terpstra
|
9d02f530fc
|
vc707shell: work-around too many '++'s => stack overflow issue
|
2018-03-22 18:08:32 -07:00 |
|
 Wesley W. TerpstraandGitHub
|
080119ec7a
|
chiplink: add pinout (#20)
|
2018-03-22 17:13:25 -07:00 |
|
|
Wesley W. Terpstra
|
1dda525578
|
prologue: support the absence of an xdc/tcl constraint file
|
2018-02-25 15:21:03 -08:00 |
|
|
Wesley W. TerpstraandGitHub
|
6df6db25de
|
Merge pull request #18 from sifive/dynamic-clock-groups
Dynamic clock groups -- fixes timing closure problem for vc707 designs without ChipLink
|
2018-02-25 15:08:15 -08:00 |
|
|
Wesley W. Terpstra
|
4386187016
|
vc707: add clock groups dynamically iff they exist
|
2018-02-25 14:33:32 -08:00 |
|
|
Wesley W. Terpstra
|
b7afc83a34
|
xilinx prologue: support tcl for constraints
|
2018-02-25 14:32:39 -08:00 |
|
|
Wesley W. TerpstraandGitHub
|
17e13a3a50
|
Merge pull request #16 from sifive/chiplink-100
Chiplink 100
|
2018-02-08 15:40:16 -08:00 |
|
|
Wesley W. Terpstra
|
8519ba8d4e
|
vc707: setup 100MHz PLL
|
2018-02-08 07:21:45 -08:00 |
|
|
Wesley W. Terpstra
|
506d2da883
|
vc707: update constraints to match correct mmcm
|
2018-02-08 07:21:45 -08:00 |
|
|
Wesley W. Terpstra
|
9c38f20333
|
vc707 axi: move addresses to line up with ChipLink
|
2018-02-08 07:21:44 -08:00 |
|
|
Wesley W. TerpstraandGitHub
|
8b0d7ec91a
|
TransferSizes: just because a device CAN do more does not mean it should (#15)
Capping TransferSizes at 128 fits nicely in 3 size bits.
|
2017-12-10 00:42:11 -08:00 |
|
|
Wesley W. TerpstraandGitHub
|
df8e6b8e8c
|
xilinxvc707pciex1: use new node-style API and abstract crossing (#13)
|
2017-10-28 12:27:24 -07:00 |
|
|
Wesley W. TerpstraandGitHub
|
65ac5d4588
|
xilinxVC707mig: convert to the island pattern (#12)
|
2017-10-26 16:38:52 -07:00 |
|
|
Wesley W. TerpstraandGitHub
|
d8e50c7646
|
TLToAXI4: remove now unnecessary argument (#10)
|
2017-10-12 14:37:21 -07:00 |
|
|
Wesley W. TerpstraandGitHub
|
4af0552374
|
diplomacy: update to new API (#7)
|
2017-09-27 16:32:43 -07:00 |
|