This website requires JavaScript.
Explore
Help
Sign In
riscv
/
fpga-shells
Watch
1
Star
0
Fork
0
You've already forked fpga-shells
Code
Releases
Activity
40
Commits
2
Branches
0
Tags
17e13a3a5078e76483f7c30a3b513507f0c9ebd6
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Wesley W. Terpstra
17e13a3a50
Merge pull request
#16
from sifive/chiplink-100
...
Chiplink 100
2018-02-08 15:40:16 -08:00
src/main
/scala
vc707: setup 100MHz PLL
2018-02-08 07:21:45 -08:00
xilinx
vc707: setup 100MHz PLL
2018-02-08 07:21:45 -08:00
.gitignore
Initial commit for fpga-shells
2017-08-16 11:23:45 -07:00
Description
Freedom FPGA mappings (
https://github.com/sifive/fpga-shells
)
682
KiB
Languages
Scala
89.5%
Tcl
7.8%
Verilog
2%
Makefile
0.7%