1
0
Commit Graph

413 Commits

Author SHA1 Message Date
2d6b3b2331 Don't use clone 2015-07-15 18:06:27 -07:00
276f53b652 Delete BigMem; it's not used anymore 2015-07-15 17:41:47 -07:00
15cec0eab7 Vec(Reg) -> Reg(Vec) 2015-07-15 12:44:54 -07:00
e76a9d3493 Chisel3: Don't mix Mux types 2015-07-11 14:05:39 -07:00
5dc3da008e Use Chisel3 SeqMem construct 2015-07-11 13:36:26 -07:00
fb91e3e1ab minor metadata API update (0.3.3) 2015-07-09 14:36:09 -07:00
80ad1eac70 Update README.md 2015-07-08 19:05:18 -07:00
55059632c4 Temporarily use HTIF to push RTC value to cores 2015-07-05 16:19:39 -07:00
d7cb60e8fa L2 WritebackUnit bug fix 2015-07-02 13:52:40 -07:00
b4e38192a1 Fix (?) L2$ miss bug
The victim's metadata was incorrectly used for the new line.
2015-06-24 18:01:56 -07:00
ea76800d1a Fix data array reset bug
io.resp.valid could have been valid the cycle after reset, causing the
write mask in the acquire tracker to have an erroneous value after reset.
This caused the L1 I$ to be refilled with the wrong data.

This probably only affects programs loaded with +loadmem and so shouldn't
matter for the EOS24 silicon.  It should only affect the first L2 xact,
which, in practice, would be an HTIF write to load the program.
2015-06-11 15:28:23 -07:00
f3a838cedf nasti converters, hub bugfix 2015-05-21 19:49:17 -07:00
c202449e34 first version NASTI IOs 2015-05-14 15:29:49 -07:00
90c9ee7b04 fix unalloc putblocks 2015-05-14 12:37:35 -07:00
a7fa77c7fc track operand size for Gets 2015-05-13 23:28:18 -07:00
172c372d3e L2 alloc cleanup 2015-05-12 17:14:06 -07:00
5fdae2cb61 Merge branch 'master' of github.com:ucb-bar/uncore 2015-05-07 16:18:23 -07:00
fc883b5049 rm index.html 2015-05-07 16:17:40 -07:00
8362eba00f Merge branch 'gh-pages' 2015-05-07 16:16:13 -07:00
aec24cf1a7 readme 2015-05-07 16:16:07 -07:00
62b6f24798 Delete TileLink0.3.1Specification.pdf 2015-05-07 15:43:06 -07:00
90ced93eeb Merge branch 'master' into gh-pages 2015-05-07 12:35:14 -07:00
4cef8c9cd4 Added MemIOArbiter 2015-05-07 10:55:38 -07:00
8832b454ce add plugins to make scala doc site and publish to ghpages 2015-04-29 15:34:56 -07:00
1e05fc0525 First pages commit 2015-04-29 13:18:26 -07:00
3673295d03 network shim cleanup 2015-04-27 16:59:30 -07:00
09e30041ed Voluntary Writeback tracker rewrite 2015-04-27 12:56:33 -07:00
11b5222d01 Refactored WritebackUnit 2015-04-21 22:23:04 -07:00
4c7969b2b3 Metadata docs and api cleanup 2015-04-20 16:32:09 -07:00
f66a9fd7a6 simplify ClientMetadata.makeRelease 2015-04-20 10:46:02 -07:00
6d40a61060 TileLink scala doc and parameter renaming 2015-04-19 22:06:44 -07:00
ba7a8b1752 TileLink refactor; TileLinkPorts now available. L2Banks no longer have unique ids (suitable for hierarhical P&R). 2015-04-17 16:55:20 -07:00
ce3271aef2 refactor LNClients and LNManagers 2015-04-15 15:48:36 -07:00
90f800d87d Grant bugfixes and more comments 2015-04-13 15:57:06 -07:00
3cf1778c92 moved ecc lib to uncore, l2 checks for partial write masks when ecc is enabled 2015-04-06 12:22:23 -07:00
9708d25dff Restructure L2 state machine and utilize HeaderlessTileLinkIO 2015-04-06 12:19:51 -07:00
ced627f00a slight mod to pending_puts
cleaner state transition logic
2015-04-01 15:24:53 -07:00
c941f0a68e New virtual memory implementation (Sv39) 2015-03-27 16:21:29 -07:00
8959b2e81a TileLinkEnqueuer 2015-03-26 13:29:52 -07:00
b7af610569 broadcast hub bugfix 2015-03-26 11:29:04 -07:00
4176edaa34 clean up tracker allocation 2015-03-26 10:17:51 -07:00
db5511300d Merge branch 'l2-subblock-merging' 2015-03-18 23:52:06 -07:00
3cf033180f pending read fix 2015-03-18 22:41:09 -07:00
004ad11af6 cleanup pending signals 2015-03-18 22:14:41 -07:00
002851f836 disentangle is_hit logic 2015-03-18 21:11:40 -07:00
b92ea60891 you can 'hit' with putblocks even when the tag doesn't match but you still better writeback 2015-03-18 19:32:46 -07:00
fb8071c12d generous hit detection on PutBlocks 2015-03-18 18:49:32 -07:00
19059bf0eb put data can be used for ignts 2015-03-18 18:28:03 -07:00
1ff184bf62 first cut at optimized state transitions 2015-03-18 17:55:05 -07:00
e325399c87 Re-split mem resp tag and data queues 2015-03-18 12:49:53 -07:00