Rimas Avizienis
|
fbd44ea936
|
added checks for addresses > physical memory size, increased memsize to 64M
|
2011-11-12 23:39:43 -08:00 |
|
Rimas Avizienis
|
35af912bd2
|
cache optimizations, cleanup, and testharness improvement
|
2011-11-12 22:13:29 -08:00 |
|
Rimas Avizienis
|
91c252ad08
|
fixing output enable signals for data/tag SRAMs
|
2011-11-12 15:47:47 -08:00 |
|
Rimas Avizienis
|
83d90c4dab
|
more itlb/dtlb/ptw fixes
|
2011-11-12 15:00:45 -08:00 |
|
Rimas Avizienis
|
73416f224b
|
more tlb/ptw debugging
|
2011-11-12 00:25:06 -08:00 |
|
Rimas Avizienis
|
44926866b7
|
updated itlb
|
2011-11-11 18:48:34 -08:00 |
|
Rimas Avizienis
|
a1ce908541
|
dcache/dtlb overhaul
|
2011-11-11 18:18:47 -08:00 |
|
Rimas Avizienis
|
e4fa94aa27
|
checkpoint
|
2011-11-10 17:41:22 -08:00 |
|
Rimas Avizienis
|
f86d5b1334
|
cleanup, lots of minor fixes, added more PCR regs (COREID, NUMCORES), parameterized BTB
|
2011-11-10 11:26:13 -08:00 |
|
Rimas Avizienis
|
4bd0263a4a
|
added misaligned instruction check, cleaned up badvaddr handling
|
2011-11-10 03:38:59 -08:00 |
|
Rimas Avizienis
|
603ede8bfe
|
access faults now write badvaddr PCR register with faulting address
|
2011-11-10 02:46:09 -08:00 |
|
Rimas Avizienis
|
36aa4bcc9d
|
moved exception handling from ex stage in dpath to mem stage in ctrl
|
2011-11-10 02:26:26 -08:00 |
|
Rimas Avizienis
|
fbfa356d2a
|
fixed eret instruction
|
2011-11-10 00:37:00 -08:00 |
|
Rimas Avizienis
|
62407b4668
|
more tlb/ptw fixes
|
2011-11-10 00:23:29 -08:00 |
|
Rimas Avizienis
|
6664af3bc0
|
cleanup before adding dtlb
|
2011-11-09 23:27:29 -08:00 |
|
Rimas Avizienis
|
9aca403aa8
|
more itlb integration & cleanup
|
2011-11-09 23:18:14 -08:00 |
|
Rimas Avizienis
|
c29d2821b4
|
cleanup, fixes, initial commit for dtlb.scala
|
2011-11-09 21:54:11 -08:00 |
|
Rimas Avizienis
|
e96430d862
|
integrating ITLB & PTW
|
2011-11-09 14:52:17 -08:00 |
|
Rimas Avizienis
|
7130edac8d
|
fix for flushed div/mul instructions
|
2011-11-07 01:03:47 -08:00 |
|
Rimas Avizienis
|
9d63087eb2
|
changed caches to use separate sram modules for tag and data arrays
|
2011-11-07 00:58:25 -08:00 |
|
Rimas Avizienis
|
4d64099103
|
cleanup
|
2011-11-04 20:52:21 -07:00 |
|
Rimas Avizienis
|
2db9ee12bc
|
fixed eret instruction, hello world runs
|
2011-11-04 15:57:08 -07:00 |
|
Rimas Avizienis
|
4459935554
|
dcache fixes - all tests and ubmarks pass, hello world still broken
|
2011-11-04 15:40:41 -07:00 |
|
Rimas Avizienis
|
3a02028a35
|
fixes to exception and dcache miss/blocked handling
|
2011-11-02 13:32:32 -07:00 |
|
Rimas Avizienis
|
7a528d6255
|
fixes for div/mul hazard checking + cleanup
|
2011-11-01 23:14:34 -07:00 |
|
Rimas Avizienis
|
d8ffecf565
|
dcache fix
|
2011-11-01 22:10:06 -07:00 |
|
Rimas Avizienis
|
7479e085ec
|
dcache loads working - 1/2 cycle load/use delay depending on load type
|
2011-11-01 22:04:45 -07:00 |
|
Rimas Avizienis
|
3b3d988fde
|
dcache loads working - 1/2 cycle load/use delay depending on load type
|
2011-11-01 21:25:52 -07:00 |
|
Rimas Avizienis
|
2b67eee683
|
pipeline changes for replay on dcache miss
|
2011-11-01 19:05:27 -07:00 |
|
Rimas Avizienis
|
08b89e7710
|
interface cleanup, major pipeline changes
|
2011-11-01 17:59:27 -07:00 |
|
Rimas Avizienis
|
ace4c9d13c
|
dcache fixes
|
2011-10-31 17:17:36 -07:00 |
|
Rimas Avizienis
|
65f8b2461c
|
dcache tweaks
|
2011-10-31 16:47:31 -07:00 |
|
Rimas Avizienis
|
172e561a78
|
added once cycle latency store pipelined d$
|
2011-10-31 15:37:37 -07:00 |
|
Rimas Avizienis
|
c06e2d16e4
|
initial commit of rocket chisel project, riscv assembly tests and benchmarks
|
2011-10-25 23:02:47 -07:00 |
|