2229 Commits

Author	SHA1	Message	Date
Wesley W. Terpstra	a450357744	tilelink: Monitor construction method is unconditional ... Whether or not a Monitor should be placed is decided by diplomacy.	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	7a8364ef08	diplomacy: leverage new Parameters defaults	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	655a08f12e	config: support default values for Field[T] keys	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	09d8d476c5	config: require Parameters keys to be Field[T] ... This has been good practice for ages. Enforce it.	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	42f1ae27fc	Xbar: use the IdentityModule to encourage wider fanout	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	5626cdd18f	util: add the IdentityModule, useful to dedup wires	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	1a87ed1193	coreplex: add externalSlaveBuffers configuration option	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	fd8a51a910	coreplex: rename externalBuffers to externalMasterBuffers	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	4911a7d44f	tilelink Bus: toAsyncSlaves now supports BufferChains	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	040f7e1d49	tilelink: add Bus.toSyncSlaves for easy BufferChain attachment	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	d5c6494f59	tilelink: Bus.toRationalSlaves can have a BufferChain	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	80965e8230	tilelink Buffer: use new :=? adapter API	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	1b705f62f6	diplomacy: support :=? for unknown star inference	2017-09-07 16:03:35 -07:00
Wesley W. Terpstra	6bfea86dbf	config: support p.lift(key) to optionally return a value	2017-09-07 16:03:34 -07:00
Wesley W. Terpstra	2d93262f71	RationalCrossing: use ShiftQueues ... These are faster and small don't cost much more.	2017-09-07 16:03:34 -07:00
Wesley W. Terpstra	50d5d8c1fd	ShiftQueue: added a helper object	2017-09-07 16:03:34 -07:00
Wesley W. Terpstra	3e3024c256	ShiftQueue: fix bug in !flow case	2017-09-07 16:03:34 -07:00
Wesley W. Terpstra	ed70b243bd	plic: support a configurable number of interrupt register stages	2017-09-07 16:03:34 -07:00
Wesley W. Terpstra	9b55063de6	clint: support a configurable number of interrupt register stages	2017-09-07 16:03:34 -07:00
Megan Wachs	126d56b254	synchronizers: I learn how foldRight works	2017-09-07 10:48:27 -07:00
Megan Wachs	1da6cb85ab	shiftReg: Make it so that register '0' is always closest to the q output, regardless of the type of shift register created.	2017-09-07 09:57:50 -07:00
Megan Wachs	dcafb5fea3	Merge remote-tracking branch 'origin/master' into async_reg	2017-09-06 11:07:19 -07:00
Megan Wachs	3c4b472f66	shift regs: remove some unnecessary primitives, and add some that actually are necessary	2017-09-06 10:37:59 -07:00
Jim Lawson	f1b7666d21	Jtagresettobool - add explicit toBool cast now required on reset. (#984) ... Add explicit toBool cast on reset, for chisel3 compatability	2017-09-06 09:49:47 -07:00
Megan Wachs	777f052f95	regs: Add named/initial value ShiftRegister primitives so they are all in one place	2017-09-05 17:32:53 -07:00
Wesley W. Terpstra	b1cacc56ad	SystemBus: restore correct order of FIFOFixer and Buffer	2017-09-05 16:41:39 -07:00
Wesley W. Terpstra	b74a419bfb	FrontBus: FIFOFixer should not have a buffer between it and Xbar	2017-09-05 16:27:57 -07:00
Megan Wachs	e9e46db600	sync reg: Rename the file to reflect the more generic shift registers also in the file.	2017-09-05 15:54:25 -07:00
Megan Wachs	5df23c5514	Synchronizers: remove some newlines and unncessary gen's	2017-09-05 15:17:21 -07:00
Wesley W. Terpstra	e65f49b89a	FrontBus: attach to splitter for cross-chip visibility	2017-09-05 15:03:41 -07:00
Wesley W. Terpstra	5886025b1a	sbus => pbus: 2 buffers should already be enough ... There is a buffer on the sbus backside. There is a buffer on the pbus frontside. Between them is only an AtomicAutomata. That should be enough for most designs.	2017-09-05 15:03:38 -07:00
Henry Cook	a902e15987	pbus: clarify that we are adding buffers when attaching to sbus	2017-09-05 15:03:38 -07:00
Henry Cook	8fc4d78c84	frontbus: provide fifofixer on the side of the front bus where masters connect	2017-09-05 15:03:38 -07:00
Megan Wachs	667d966410	TLBuffer: Create a wrapper module for TLBufferChain, to allow for more stable naming	2017-09-05 15:03:38 -07:00
Megan Wachs	94f06dc85c	pbus: turn down overkill buffering between PBus and SBus	2017-09-05 15:03:38 -07:00
Megan Wachs	c353f68dc0	buses: name dummy buffers too	2017-09-05 15:03:38 -07:00
Henry Cook	3bde9506c6	coreplex: allow buffer chains on certain bus ports	2017-09-05 15:03:36 -07:00
Megan Wachs	57d0360c35	frontbus: Name the connection.	2017-08-30 18:07:34 -07:00
Megan Wachs	c99afe4c66	buses: Name all the things.	2017-08-30 17:31:42 -07:00
Henry Cook	32cb358c81	coreplex: include optional tile name for downstream name stabilization	2017-08-30 15:48:55 -07:00
Megan Wachs	183fefb2b9	Front/SystemBus: allow naming the intermediate TLNodes that get sprinkled in	2017-08-30 15:27:56 -07:00
Wesley W. Terpstra	d5b62dffda	SystemBus: add stupidly many (4 more) buffers from sbus=>pbus ... This should probably be reverted.	2017-08-30 14:22:49 -07:00
Henry Styles	f7330028cc	Add optional frontbus for peripherals mastering into SBus. Switch FF and Buffer order on non-tile masters into SBus. Buffer non-L2 side of splitter	2017-08-30 14:22:49 -07:00
Wesley W. Terpstra	173f185b17	Merge pull request #976 from freechipsproject/system-buffer ... SystemBus: add output buffering	2017-08-30 23:22:13 +02:00
Wesley W. Terpstra	656609d610	SystemBus: split FIFOFixers along bus boundaries ... If you have a system with a lot of periphery slaves, you wan to FIFO fix them on the periphery bus rather than paying the circuit cost at the sbus.	2017-08-30 13:28:11 -07:00
Megan Wachs	a3bc5f2e33	synchronizers: Add a generic shift register and then extend from it, since an asynchronously resettable shift register is also a useful primitive	2017-08-30 12:59:16 -07:00
Megan Wachs	8139014c9e	syncrhonizers: Remove unused sync from superclass	2017-08-30 12:33:03 -07:00
Megan Wachs	9dd6c4c32d	synchronizers: New chisel ways of cloning type and use simpler lambda function	2017-08-30 12:11:14 -07:00
Megan Wachs	bd32f0c122	synchronizers: properly pass parameters up to the superclass	2017-08-30 11:58:25 -07:00
Megan Wachs	483e63da19	synchronizers: Correctly pass the width through	2017-08-30 11:50:25 -07:00
Megan Wachs	a62ce0afe6	TLBuffer: Add a nodedebugstring for quick browsing of the properties of the buffer.	2017-08-29 10:36:46 -07:00
Megan Wachs	c473538e36	Merge remote-tracking branch 'origin/master' into async_reg	2017-08-28 17:19:03 -07:00
Megan Wachs	451334ac73	Add 1-deep synchronizer register for output of AsyncQueue	2017-08-28 17:18:54 -07:00
Wesley W. Terpstra	bf19440db5	SystemBus: use a full buffer on slaves	2017-08-26 02:47:04 -07:00
Megan Wachs	85c39b2f97	syncregs: Not sure the use case for SynchronizerShiftRegInit, so remove it YAGNI	2017-08-24 17:47:04 -07:00
Megan Wachs	4e773f4738	syncregs: Use synchronizer primivites for LevelSyncCrossing	2017-08-24 17:42:31 -07:00
Megan Wachs	130b24355f	syncregs: Use synchronizer primitives for IntXing	2017-08-24 17:39:07 -07:00
Megan Wachs	8b462d1595	syncregs: Use common primitives for AsyncQueue grey code synchronizers	2017-08-24 17:34:07 -07:00
Megan Wachs	3461cb47cc	syncregs: Make Reset catcher use the synchronizer primitive	2017-08-24 17:26:38 -07:00
Megan Wachs	c78ee9f0e4	syncreg: Refactor common code	2017-08-24 17:18:04 -07:00
Megan Wachs	d83a6dc6af	syncregs: Add utilities for Synchronizing Shift Registers	2017-08-24 16:55:17 -07:00
Megan Wachs	7f683eeb24	async_regs: Make modules have predictable names	2017-08-24 15:33:53 -07:00
Megan Wachs	0f75ebee92	async_reg: Rename the file to match scalastyle	2017-08-24 15:31:29 -07:00
Megan Wachs	103b6bc6d3	systemBus: allowing naming the TLBuffers which get inserted	2017-08-24 14:49:12 -07:00
Wesley W. Terpstra	17134125e1	SystemBus: remove misnamed functions (#972) ... These functions were actually for cross connecting chips.	2017-08-24 23:35:01 +02:00
Andrew Waterman	82df766f4a	Merge pull request #963 from freechipsproject/interrupt-order ... Respect ISA requirements on interrupt priority order	2017-08-18 00:10:19 -07:00
Andrew Waterman	8087a205cc	Remove redundant check in interrupt priority encoding ... chooseInterrupts already sorts M interrupts above S interrupts.	2017-08-17 22:23:42 -07:00
Andrew Waterman	cbe7c51b50	Respect ISA requirements on interrupt priority order ... a62e76cb16	2017-08-17 21:27:08 -07:00
Shreesha Srinath	b1719cfee0	Fixing requirements for PAddrBits (#961) ... Previously, the requirement for PAddrBits only checked to be equal or greater than the bundle bits. Changing it to check for these to match exactly as for cases when the PAddrBits greater than address bits we could run into scenarios which cause possible address wrap around issues.	2017-08-17 11:53:59 -07:00
Megan Wachs	1db4b3be9a	Merge pull request #957 from freechipsproject/param_jtag_vpi ... jtag_vpi: Use Parameterized Black Box	2017-08-14 18:37:30 -07:00
Megan Wachs	8783d51c97	jtag_vpi: Use Parameterized Black Box to allow TestHarnesses to override the clock speed	2017-08-14 17:25:47 -07:00
Wesley W. Terpstra	710a782145	HeterogenousBag: empty bags were being combined! (#956) ... This lead to strange firrtl errors when you had two empty HeterogeneousBags in the same Bundle.	2017-08-14 15:48:42 -07:00
Andrew Waterman	e945f6e265	Merge pull request #955 from freechipsproject/fix-acquire-before-release ... Fix acquire before release	2017-08-13 18:29:58 -07:00
Megan Wachs	88332bd885	max-core-cycles: Add a +max-core-cycles PlusArg	2017-08-13 15:47:14 -07:00
Andrew Waterman	3cbc5262ec	Don't permit new acquires until the release queue is drained ... If the queue is not empty before a dirty miss, C could block D. I haven't seen this in the wild, but it could happen because of dirty probe responses backed up in the queue.	2017-08-13 13:18:45 -07:00
Andrew Waterman	0190724492	Actually use the C-channel acquire-before-release queue ... oops...	2017-08-13 13:03:35 -07:00
Andrew Waterman	7387f2a93a	Don't block D-channel when handling a probe ... This is an acquire-before-release regression.	2017-08-12 16:13:24 -07:00
Andrew Waterman	604abd5b07	Only report ECC errors when the RAM was actually read	2017-08-12 15:28:03 -07:00
Andrew Waterman	18fb052fc9	DRY	2017-08-12 15:27:30 -07:00
Andrew Waterman	176110b6d3	Don't trigger ECC writebacks when a release is in flight	2017-08-12 15:23:57 -07:00
Wesley W. Terpstra	f191bb994c	PatternPusher: can now expect a certain output (#952)	2017-08-11 18:10:27 -07:00
Wesley W. Terpstra	baf769f924	tilelink: add PatternPusher, a device to inject a fixed traffic pattern (#950)	2017-08-11 15:07:10 -07:00
Andrew Waterman	a3358f34a0	Fix priority inversion for two back-to-back divides (#948) ... If the first one is killed for some unrelated reason (e.g. write port hazard), the second one will still issue to the div-sqrt unit. While it will itself later be killed, the fact that the later instruction acquires a resource needed by the former instruction leads to deadlock.	2017-08-10 17:12:09 -07:00
Andrew Waterman	0a591c5b5b	Roll back use of UIntToOH1 (#946) ... These appear to be equivalent, but the old one seems to fail in Vivado and this one seems to pass. This is not yet conclusive.	2017-08-09 18:39:47 -07:00
Andrew Waterman	721770244e	Fix IBuf bug ... Don't examine a packet's xcpt signal if it might be invalid. In this case, the correct fix is to not examine xcpt at all; the deleted code was vestigial. (Note, the other use of xcpt(j+1) in this code is indeed safe.)	2017-08-09 09:47:51 -07:00
Wesley W. Terpstra	a9b1410f01	BusBlocker: parameterize page granularity	2017-08-08 17:10:01 -07:00
Wesley W. Terpstra	010ba94474	BusBlocker: rename a variable	2017-08-08 17:00:22 -07:00
Wesley W. Terpstra	6d6fc38787	BusBlocker: lock bit should affect the prior PMP address, not next	2017-08-08 17:00:12 -07:00
Andrew Waterman	809c7e8551	Don't merge stores that manifest WAW hazards ... The following sequence would drop the first store when eccBytes=4: sb x0, 0(t0) nop sb x0, 4(t0) nop sb x0, 1(t0) Because the first and second store are to different ECC granules, the hazard check correctly allowed the second one to proceed, but the third was merged with the second, even though it conflicted with the first. So, don't allow the third to be merged with the second, since the second stored to a different ECC granule.	2017-08-08 15:19:05 -07:00
Wesley W. Terpstra	3ef6e4c9f2	Merge pull request #939 from freechipsproject/bus-blocker ... tilelink: PMP controlled BusBlocker prevents bus accesses	2017-08-08 15:06:55 -07:00
Andrew Waterman	82e13443b2	Merge pull request #937 from freechipsproject/critical-paths ... Perform tag error detectoin/correction in same cycle as RAM	2017-08-08 15:03:28 -07:00
Wesley W. Terpstra	8f261adc6b	BusBlocker: change default policy to deny	2017-08-08 14:19:59 -07:00
Wesley W. Terpstra	0d76e96b88	tilelink: PMP controlled BusBlocker prevents bus accesses	2017-08-08 13:28:01 -07:00
Andrew Waterman	7935c61c19	Don't report to the DTIM that data is cacheable ... Otherwise, it will attempt to perform AMOs where they're unsupported!	2017-08-08 11:55:04 -07:00
Andrew Waterman	74d309c18e	Make I vs. D a static property of TLB, not an input pin ... The microarchitecture doesn't really support unified TLBs, so don't fake it.	2017-08-08 11:54:47 -07:00
Andrew Waterman	e92981b0bd	DRY	2017-08-08 11:46:38 -07:00
Andrew Waterman	62ccba304c	Perform tag error detectoin/correction in same cycle as RAM ... The tag RAMs tend to be fast, so take up some of the slack. This makes s2_nack faster.	2017-08-08 10:21:30 -07:00
Palmer Dabbelt	6d1d285464	Merge pull request #933 from freechipsproject/cinst ... Print out the compressed instruction when executing one	2017-08-07 21:40:10 -07:00
Palmer Dabbelt	cc1e2af336	Merge pull request #934 from freechipsproject/critical-paths ... Revert "Remove one gate from D$ ECC check"	2017-08-07 19:41:08 -07:00
Henry Cook	c8f8806df0	Merge pull request #932 from freechipsproject/tl-bus-delayer ... tilelink: allow insertion of TLDelayer on TLBus outward node	2017-08-07 19:01:39 -07:00
Henry Cook	c4092dd0cc	tilelink: improve entropy of bus delayer	2017-08-07 17:36:07 -07:00
Andrew Waterman	402907990c	Revert "Remove one gate from D$ ECC check" ... This reverts commit 7d94074b05, which works fine with optimistic behavioral RAMs but not real ones.	2017-08-07 17:33:20 -07:00
Henry Cook	2910d6fa2a	tilelink: make bus xbar protected so it can be suggestNamed	2017-08-07 17:30:24 -07:00
Palmer Dabbelt	fc0d5fcf98	Print out the compressed instruction when executing one	2017-08-07 17:21:53 -07:00
Wesley W. Terpstra	e27072e063	Merge pull request #931 from freechipsproject/fix-ram-model-source-reuse ... Fix ram model source reuse	2017-08-07 16:56:13 -07:00
Henry Cook	c457c9cb9f	tilelink: allow insertion of TLDelayer on TLBus outward node	2017-08-07 16:43:06 -07:00
Wesley W. Terpstra	f8b45564d1	tilelink: RAMModel must support source reuse ... If a multibeat response comes back, the source might be reused. If response reordering has made the multibeat response invalid, we need to remember this even if the valid bit is cleared on reuse.	2017-08-07 16:01:15 -07:00
Yunsup Lee	558fc7f293	maskrom: retain data for d channel is not ready	2017-08-07 12:17:10 -07:00
Andrew Waterman	7fd8bb1159	Merge pull request #928 from freechipsproject/critical-paths ... Critical paths	2017-08-06 18:50:59 -07:00
Andrew Waterman	658e36f98b	Reduce fanout on frontend io.cpu.req.valid signal	2017-08-06 17:38:51 -07:00
Andrew Waterman	7d94074b05	Remove one gate from D$ ECC check ... The D$ corrects via writeback, so which word the error was in doesn't matter, as the entire line is corrected.	2017-08-06 17:36:53 -07:00
Wesley W. Terpstra	d03fdc4f30	diplomacy: seal the LazyModuleImpLike trait (#927) ... This makes sure that all the base classes call instantiate()	2017-08-06 17:32:23 -07:00
Yunsup Lee	aa60c6944b	diplomacy: provide default clock/reset for LazyRawModuleImp	2017-08-06 13:40:07 -07:00
Andrew Waterman	83875e3a0c	Only flush D$ on FENCE.I if it won't always be probed on I$ miss	2017-08-05 14:22:40 -07:00
Andrew Waterman	991e16de92	Remove probe address mux from TLB response path	2017-08-05 12:57:38 -07:00
Andrew Waterman	b9b4142bb4	Get s2_nack off the critical path ... We were using it to compute the next PC on flush vs. replay (which require PC+4 and PC, respectively). This fix gets rid of the adder altogether by reusing the M-stage PC in the flush case, which by construction holds PC+4.	2017-08-05 00:30:36 -07:00
Andrew Waterman	bc298bf146	Optimize ShiftQueue for late-arriving deq.ready	2017-08-04 22:06:37 -07:00
Andrew Waterman	6112adfbb0	Get L2 TLB tag/parity check off the D$ arbitration path	2017-08-04 17:01:51 -07:00
Andrew Waterman	8d97684555	Fix L2 TLB perfctr ... It was counting conflict misses but not cold misses.	2017-08-04 17:01:31 -07:00
Andrew Waterman	df7f09b9ce	Get I$ ECC check further off critical path	2017-08-04 16:59:21 -07:00
Andrew Waterman	4bfbe75d74	Avoid pipeline replays when fetch queue is full	2017-08-04 16:59:21 -07:00
Andrew Waterman	a45997d03f	Separate I$ parity error from miss signal ... Handle parity errors with a pipeline flush rather than a faster frontend replay, reducing a critical path.	2017-08-04 16:59:21 -07:00
Andrew Waterman	06a831310b	Shave a gate delay off I$ backpressure path ... The deleted code was a holdover from Hwacha's vector fences.	2017-08-04 13:12:43 -07:00
Andrew Waterman	ecc2ee366c	Shave a few gate delays off IBuf control logic ... It takes a while for the pipeline to compute the stall signal, so avoid using it until the last logic levels in the clock cycle.	2017-08-04 13:12:43 -07:00
Andrew Waterman	7937db0c84	Merge pull request #919 from freechipsproject/imiss-perf-counter ... Fix I$ miss perfctr	2017-08-04 01:04:23 -07:00
Megan Wachs	017ac130c1	Merge pull request #922 from freechipsproject/bigger_tl_xbar ... TLXbar: Allow more masters and slaves and issue a warning.	2017-08-03 16:52:56 -07:00
Megan Wachs	50c85f1b62	TLXbar: Allow more masters and slaves and issue a warning.	2017-08-03 15:46:06 -07:00
Andrew Waterman	ba4eecc0f0	Use UIntToOH1 (#921) ... Closes #920	2017-08-03 14:55:39 -07:00
Andrew Waterman	f483bab4aa	Fix I$ miss perfctr ... The old version was counting prefetches, too.	2017-08-03 00:52:12 -07:00
Andrew Waterman	1be1433f04	Merge pull request #918 from freechipsproject/icache-prefetch ... Icache prefetch	2017-08-02 21:22:20 -07:00
Andrew Waterman	d66e8f8e80	Merge pull request #914 from freechipsproject/critical-paths ... Fix some critical paths	2017-08-02 19:05:31 -07:00
Megan Wachs	3fc7100048	Merge pull request #917 from freechipsproject/fuzzer_order ... TLFuzzer: Allow Ordered clients to be created as well by the fuzzer	2017-08-02 18:39:59 -07:00
Andrew Waterman	2537d0d54e	Optionally prefetch next I$ line into L2$ on miss	2017-08-02 17:10:56 -07:00
Andrew Waterman	744cdb2f72	Make TLB report when it's safe to prefetch within a page	2017-08-02 17:09:38 -07:00
Megan Wachs	595415d207	TLFuzzer: Correct the number of ordered clients created	2017-08-02 15:48:21 -07:00
Megan Wachs	fc5c04ed4b	TLFuzzer: Allow Ordered clients to be created as well by the fuzzer	2017-08-02 14:44:18 -07:00
Andrew Waterman	7d2dd3769f	Optimize a hazard check critical path	2017-08-02 14:27:25 -07:00
Megan Wachs	85bdae0fa8	diplomacy: Pretty Print for TransferSizes	2017-08-02 11:40:50 -07:00
Andrew Waterman	2eb239d03f	Add option to retime D$ way mux into subsequent pipeline stage	2017-08-01 23:59:20 -07:00
Andrew Waterman	9464c6db40	Mitigate(?) frontend critical path	2017-08-01 18:51:17 -07:00
Andrew Waterman	735701382f	Mitigate some I$ response valid critical paths	2017-08-01 18:51:17 -07:00
Andrew Waterman	2ecea2ef60	Don't use a pipe queue on D$ TL A-channel ... This cuts an I$->D$ path.	2017-08-01 15:17:07 -07:00
Yunsup Lee	6ef8ee5d4d	tilelink: add mask rom	2017-07-31 21:34:04 -07:00
Yunsup Lee	4b33249812	Merge pull request #911 from freechipsproject/fix-dcache-bug ... Fix D$ ready-valid signaling bug	2017-07-31 19:14:16 -07:00
Wesley W. Terpstra	42ff74bd34	Merge pull request #910 from freechipsproject/tilelink-map ... Tilelink map	2017-07-31 18:33:09 -07:00
Andrew Waterman	e140893a01	Use 1-entry queue on processor-side E-channel ... The cache can't sink a grant every cycle, so extra E buffering doesn't help.	2017-07-31 18:06:54 -07:00
Andrew Waterman	5681693ccc	Fix a D$ ready-valid signaling regression ... I broke this in 66d06460fa.	2017-07-31 18:05:14 -07:00
Wesley W. Terpstra	d7fd9d2b82	tilelink: Filter, add another case	2017-07-31 16:51:26 -07:00
Yunsup Lee	71a250b071	Merge pull request #909 from freechipsproject/tile-buffer ... add optional tile boundary buffers	2017-07-31 16:46:22 -07:00
Wesley W. Terpstra	b126105230	tilelink: add TLMap to make it possible to move slaves	2017-07-31 16:39:00 -07:00
Wesley W. Terpstra	13d3ffbcaa	tilelink: Filter now support arbitrary filter functions	2017-07-31 16:38:38 -07:00
Yunsup Lee	7adfd5c431	Merge pull request #906 from freechipsproject/critical-paths ... Mitigate I$->D$->I$ critical path	2017-07-31 16:14:11 -07:00
Yunsup Lee	f473e6bad0	tile: add optional boundary buffers	2017-07-31 15:57:22 -07:00
Yunsup Lee	cb3529bbc3	util: tweak rational crossings to avoid mux in source	2017-07-31 15:10:15 -07:00
Henry Cook	11332c1226	dcache: break potential combinatorial loop by making pstore_drain_on_miss more conservative	2017-07-31 14:03:30 -07:00
Andrew Waterman	d811692c3b	Mitigate I$->D$->I$ critical path ... This seemingly irrelevant change shaves several gate delays off the I$ tl.a.valid path.	2017-07-31 01:43:04 -07:00
Andrew Waterman	ac4339a8e7	Pass D$ backpressure to D-channel, rather than asserting	2017-07-29 11:48:36 -07:00
Andrew Waterman	edcd2c696c	Avoid needless stall on E-channel back pressure	2017-07-29 11:47:58 -07:00
Wesley W. Terpstra	8e2e931770	Merge pull request #903 from freechipsproject/monitor-probes ... tilelink: use the Monitor to enforce Probe sourcing	2017-07-29 01:12:08 -07:00
Wesley W. Terpstra	56e28026a6	TLError: does not need to be fast; cut the loop ... The SystemBus already has a flow buffer on outputs.	2017-07-29 00:22:21 -07:00
Wesley W. Terpstra	540256e24a	systembus: all slaves should have an output buffer	2017-07-29 00:13:33 -07:00
Wesley W. Terpstra	eadf4e9fcc	Revert "tile: add option for tile boundary buffers" ... This reverts commit b64b87ad07. The crossings already have buffering in those places where it was appropriate. Adding more does not help flow through paths.	2017-07-29 00:03:24 -07:00
Wesley W. Terpstra	68064ba260	systembus: don't double down on buffers ... The order should be: master => buffer|xing => fifofixer => splitter => xbar	2017-07-29 00:02:12 -07:00
Yunsup Lee	140086e2c5	Merge pull request #902 from freechipsproject/perf-improvements ... Perf improvements	2017-07-28 20:12:10 -07:00
Wesley W. Terpstra	a0db929003	tilelink: use the Monitor to enforce Probe sourcing	2017-07-28 18:08:00 -07:00
Megan Wachs	573890e102	Merge pull request #900 from freechipsproject/more_verbose_requires ... diplomacy: More verbose require	2017-07-28 13:23:33 -07:00
Andrew Waterman	fdb8935712	Improve fidelity of two perf counters	2017-07-28 13:14:04 -07:00
Andrew Waterman	4c82f6b77e	Don't refill BTB on not-taken branches	2017-07-28 13:13:52 -07:00
Andrew Waterman	2e8b02e780	Merge D$ store hits when ECC is enabled ... This avoids pipeline flushes due to subword WAW hazards, as with consecutive byte stores.	2017-07-28 12:56:36 -07:00
Andrew Waterman	838864870e	Bypass TLB refill signal to halve L2 TLB hit time ... The 4-cycle hit time is 1 cycle too long to avoid a second pipeline replay, so it was effectively 9 cycles instead of 4.	2017-07-28 12:56:36 -07:00
Andrew Waterman	ae1f7a95f6	Don't nack misses when there's a pending store ... That effectively increased the miss latency by 5 cycles when there was a store hit followed by a load miss. Since pending stores are drained when releaseInFlight, the check I removed was redundant.	2017-07-28 12:56:36 -07:00
Henry Cook	7eeb9dfd88	Merge pull request #899 from freechipsproject/wrapper-dedup ... Stabilize tile wrappers for downstream tools	2017-07-28 10:52:59 -07:00
Megan Wachs	f61fe2be1e	diplomacy: More verbose require	2017-07-28 10:05:45 -07:00
Wesley W. Terpstra	5f81c2243f	tilelink: add BusBypass, useful to turn devices off	2017-07-27 20:16:30 -07:00
Wesley W. Terpstra	9a36755b6a	tilelink: CacheCork uses constructor helpers	2017-07-27 18:38:15 -07:00
Wesley W. Terpstra	45189c3e30	tilelink: CacheCork now supports errors and BtoT upgrade ... - Acquire.BtoT succeeds with toT instantly - AccessAckData.error causes Grant.toN.error	2017-07-27 18:38:13 -07:00
Wesley W. Terpstra	2e4f1611ed	tilelink: Error device supports Acquire ... We need this if we want to divert traffic to it from a TL-C slave.	2017-07-27 18:32:58 -07:00
Henry Cook	b64b87ad07	tile: add option for tile boundary buffers	2017-07-27 17:30:51 -07:00
Henry Cook	289ef30dbc	coreplex: change AsynchronousCrossing.sync default to 3	2017-07-27 15:44:51 -07:00
Henry Cook	266ed56e8d	tile: turn off more slave port monitors	2017-07-27 15:28:53 -07:00
Henry Cook	9a483af6e8	coreplex: naming of tile wrappers	2017-07-27 15:16:48 -07:00
Henry Cook	33852ef965	coreplex: remove superfluous sink and source from wrapper	2017-07-27 14:23:03 -07:00
Wesley W. Terpstra	651da73d89	tilelink: it is now legal to support Acquire for UNCACHED regions ... These cases exist: GET_EFFECTS, PUT_EFFECTS, UNCACHEABLE && !supportsAcquire: MMIO UNCACHED && !supportsAcquire: speculation ok and may be cached UNCACHED && supportsAcquire: LLC/CacheCork applied (slave never probes) CACHED, TRACKED && supportsAcquire: slave might probe	2017-07-27 11:11:22 -07:00
Wesley W. Terpstra	0ab5cb67b3	tilelink: fix RAMModel handling of AMOs on early source reuse (#897)	2017-07-27 11:07:13 -07:00
Wesley W. Terpstra	9804bdc34e	tilelink: remove obsolete addr_lo signal (#895) ... When we first implemented TL, we thought this was helpful, because it made WidthWidgets stateless in all cases. However, it put too much burden on all other masters and slaves, none of which benefitted from this signal. Furthermore, even with addr_lo, WidthWidgets were information lossy because when they widen, they have no information about what to fill in the new high bits of addr_lo.	2017-07-26 16:01:21 -07:00
Wesley W. Terpstra	d096d5d1c4	tilelink: fix AtomicAutomata bug wrt early source reuse ... The new fuzzer already found it's first victim.	2017-07-26 12:52:29 -07:00
Wesley W. Terpstra	6550ae2e31	tilelink: increase Fuzzer source reuse aggression	2017-07-26 12:37:31 -07:00
Wesley W. Terpstra	1efdca106c	tilelink: RAMModel support early reuse of source	2017-07-26 12:37:31 -07:00
Wesley W. Terpstra	138276fd87	tilelink: SourceShrinker should work also for 0 latency	2017-07-26 12:37:31 -07:00
Wesley W. Terpstra	b2edca2a6b	tilelink: cut WidthWidget from dependency on addr_lo	2017-07-26 10:31:09 -07:00
Wesley W. Terpstra	ede87c1f73	tilelink: rewrite WidthWidget beat splitter ... - split the data based on the address, not the mask (the first version of TileLink did not have low address bits) - the dependency on addr_lo is now exposed and easy to replace	2017-07-26 10:24:16 -07:00
Wesley W. Terpstra	0f5065fbf3	tilelink: WidthWidget rewrite beat merging ... - errors are properly OR reduced - registers latched only as needed (was previously a shift register) - combines beats without inspecting address (removes addr_lo dependency)	2017-07-26 10:24:12 -07:00
Wesley W. Terpstra	f0ffb7e31e	tilelink: initialize toggle in Fragmenter (#894) ... No strictly necessary, because the initial value does not matter, but good hygiene since it drives a cycle of logic.	2017-07-26 10:21:31 -07:00
Andrew Waterman	5a5b78b15e	Improve L2 TLB coding style	2017-07-26 02:22:43 -07:00
Andrew Waterman	5a9c673f41	Fix L2 TLB response bug ... Sometimes, it would inform the L1 TLB that the translation was for a superpage, even though that's never the case.	2017-07-26 02:20:41 -07:00
Andrew Waterman	acca0fccf5	Fix BTB not being refilled on some indirect jumps ... We are overloading the BTB-hit signal to mean that any part of the frontend changed the control-flow, not just the BTB. That's the right thing to do for most of the control logic, but it means the BTB sometimes won't get refilled when we'd like it to. This commit makes the frontend use an invalid BTB entry number when it, rather than the BTB, changes the control flow. Since the entry number is invalid, the BTB will treat it as a miss and refill itself. This is kind of a hack, but a more palatable fix requires reworking the RVC IBuf, which I don't have time for right now.	2017-07-26 02:13:43 -07:00
Yunsup Lee	6916e5cbfb	coreplex: better names for RocketTiles in Verilog (#890)	2017-07-25 16:35:31 -07:00
Andrew Waterman	d43f02268b	Merge pull request #889 from freechipsproject/acq-before-rel-and-jump-in-frontend ... Acquire before release; jump in frontend	2017-07-25 16:26:47 -07:00
Wesley W. Terpstra	c2b8b08461	tilelink: fix Fragmenter source re-use bug (#888) ... Consider the following waveform for two 4-beat bursts: ---A----A------------ -------D-----DDD-DDDD Under TL rules, the second A can use the same source as the first A, because the source is released for reuse on the first response beat. However, if we fragment the requests, it looks like this: ---3210-3210--------- -------3-----210-3210 ... now we've broken the rules because 210 are twice inflight. To solve this, we alternate an a.source bit every time D completes a txn.	2017-07-25 16:23:55 -07:00
Andrew Waterman	15878d4691	Perform some control-flow transfers within the Frontend	2017-07-25 15:19:16 -07:00
Andrew Waterman	62c4080585	Add RVC instruction patterns	2017-07-25 15:19:16 -07:00
Andrew Waterman	66d06460fa	Add option for acquire-before-release	2017-07-25 15:19:16 -07:00
Andrew Waterman	86ccd935fc	Add method to print perf events	2017-07-25 15:19:16 -07:00
Andrew Waterman	5df8f0d1ea	Add L2 TLB miss counter	2017-07-25 15:19:16 -07:00
Andrew Waterman	3ced04b70a	Mix in trait to connect global_reset_vector	2017-07-25 15:19:16 -07:00
Yunsup Lee	c9e467a668	coreplex: retire RTCPeriod & introduce PeripheryBusParams.frequency (#887)	2017-07-25 00:55:55 -07:00
Wesley W. Terpstra	68ed055f6d	chiplink: adjust bus view to include the splitter (#886)	2017-07-24 21:41:17 -07:00
Yunsup Lee	dc435af30a	fix HasRTCModuleImp (#885)	2017-07-24 20:24:59 -07:00
Henry Cook	01ca3efc2b	Combine Coreplex and System Module Hierarchies (#875) ... * coreplex collapse: peripherals now in coreplex * coreplex: better factoring of TLBusWrapper attachement points * diplomacy: allow monitorless :*= and :=* * rocket: don't connect monitors to tile tim slave ports * rename chip package to system * coreplex: only sbus has a splitter * TLFragmenter: Continuing my spot battles on requires without explanatory strings * pbus: toFixedWidthSingleBeatSlave * tilelink: more verbose requires * use the new system package for regression * sbus: add more explicit FIFO attachment points * delete leftover top-level utils * cleanup ResetVector and RTC	2017-07-23 08:31:04 -07:00
Megan Wachs	f2002839eb	TLFragmenter: Continuing my spot battles on requires without explanatory strings (#882)	2017-07-21 21:55:32 -07:00
Yunsup Lee	21954c1c73	tileink: FIFOFixer should cope with zero-latency devices	2017-07-19 19:38:27 -07:00
Howard Mao	4d784ad693	add cloneType to RegisterWriteIO and RegisterReadIO (#874)	2017-07-18 18:52:31 -07:00
Wesley W. Terpstra	a9c58e9d9f	diplomacy: support creating ShiftQueues as well	2017-07-18 14:57:02 -07:00
Wesley W. Terpstra	c0a3bb58e9	ShiftQueue: use Vec of Bool to support constant prop of enq.valid	2017-07-18 14:56:59 -07:00
Wesley W. Terpstra	416629b3bf	tilelink: FIFOFixer should fix no domain => domain cases (#873)	2017-07-17 22:32:17 -07:00
Wesley W. Terpstra	d09a985729	zero: fix attachment in multichannel case (#870)	2017-07-17 21:48:31 -07:00
Wesley W. Terpstra	fc75ada577	tilelink: Monitor should report line numbers of connection that failed (#872)	2017-07-17 21:29:14 -07:00
Howard Mao	ec57994784	fix the TLFuzzer IO (#869)	2017-07-17 14:59:35 -07:00
Wesley W. Terpstra	16e8709144	tilelink: it is now legal to have errors on {Release,Hint}Ack (#864)	2017-07-14 16:13:30 -07:00
Richard Xia	9ade7af013	Merge pull request #862 from freechipsproject/plic-max-pri-dts ... PLIC: Add maxPri as well as ndev in DTS	2017-07-13 17:08:21 -07:00
Richard Xia	f0481801df	Merge pull request #863 from freechipsproject/rename-offchip-interrupts-to-external-interrupts ... Rename offchip-interrupts to external-interrupts.	2017-07-13 16:52:57 -07:00
Megan Wachs	35464782b5	PLIC: maxPriorities comes from params	2017-07-13 15:57:10 -07:00
Richard Xia	d62787357b	Rename offchip-interrupts to external-interrupts.	2017-07-13 15:56:22 -07:00
Shreesha Srinath	f2533ce825	bootrom: Adding bootrom parameters (#857) ... BootROM parameters currently control the boot rom address, size, and the hang which essentially sets the reset vector. This commit allows specifying different parameter values as required.	2017-07-13 13:40:02 -07:00
Megan Wachs	f646bed3ea	PLIC: Use longer DTS name for Max Priorities. ... I used the singular because there is really only one max priority	2017-07-13 13:37:22 -07:00
Megan Wachs	0800fd3ed9	PLIC: Add maxPri as well as ndev in DTS	2017-07-13 13:18:50 -07:00
Wesley W. Terpstra	b7f1ba3428	tilelink: FIFOFixer must support null cases (#860) ... In particular, it is ok if no slaves actually need FIFO fixing. It is also ok if none of those fixed are FIFO.	2017-07-12 22:20:31 -07:00
Wesley W. Terpstra	4eface8a9e	rocket: do not require FIFO order for memory-like regions	2017-07-12 17:39:00 -07:00
Wesley W. Terpstra	09b9d33a9a	tilelink: FIFOFixer now has a policy parameter	2017-07-12 17:38:55 -07:00
Wesley W. Terpstra	b363a94480	diplomacy: add a new UNCACHEABLE RegionType	2017-07-12 16:31:50 -07:00
Wesley W. Terpstra	c8a7648169	diplomacy: only evaluate a Nexus node's map function once	2017-07-12 16:20:55 -07:00
Wesley W. Terpstra	af3976aa67	regmapper: add byte-sized RegField helper function (#854)	2017-07-10 21:08:02 -07:00
Megan Wachs	177ccbb663	regfield: More explanatory requires so I don't have to RTFC and figure out what width actually was (#855)	2017-07-10 21:07:50 -07:00
Jim Lawson	287219da06	Merge pull request #851 from freechipsproject/chisel3clock ... Use chisel3 Clock() method.	2017-07-10 08:33:46 -07:00
Wesley W. Terpstra	5db0e770d5	tilelink: TestSRAM can emulate incompletely populated memory	2017-07-07 21:40:40 -07:00
Wesley W. Terpstra	702143eb33	tilelink: SRAM can emulate incompletely populated memory	2017-07-07 21:40:40 -07:00
Wesley W. Terpstra	9310a33e77	apb: SRAM can emulate incompletely populated memory	2017-07-07 21:40:40 -07:00
Wesley W. Terpstra	28fbf1af8e	ahb: SRAM can emulate incompletely populated memory	2017-07-07 21:40:39 -07:00
Wesley W. Terpstra	df44b23956	axi4: SRAM can emulate incompletely populated memory	2017-07-07 21:40:39 -07:00
Wesley W. Terpstra	b2cc4b99ed	tilelink: TestSRAM reports errors on illegal access	2017-07-07 21:40:36 -07:00
Wesley W. Terpstra	e8cb6dafd3	tilelink: SRAM reports errors on illegal access	2017-07-07 21:15:36 -07:00
Wesley W. Terpstra	f1fb3be603	ahb: SRAM reports errors on illegal access	2017-07-07 21:15:36 -07:00
Wesley W. Terpstra	19851a7c9e	apb: SRAM reports errors on illegal access	2017-07-07 21:15:33 -07:00
Wesley W. Terpstra	025f7d890b	axi4: SRAM now reports errors on illegal address (#852)	2017-07-07 19:27:32 -07:00
Jim Lawson	2bf91a0558	Use chisel3 Clock() method.	2017-07-07 14:16:39 -07:00
Henry Cook	4c595d175c	Refactor package hierarchy and remove legacy bus protocol implementations (#845) ... * Refactors package hierarchy. Additionally: - Removes legacy ground tests and configs - Removes legacy bus protocol implementations - Removes NTiles - Adds devices package - Adds more functions to util package	2017-07-07 10:48:16 -07:00
Megan Wachs	76a1ae667f	PLIC: (undefZero=true) Don't allow addresses to alias ... While the spec is unclear what happens when you access unused registers in the PLIC, for user simplicity turn off register aliasing. If this becomes a performance/area issue we can revisit.	2017-07-06 17:57:08 -07:00
Andrew Waterman	a0cbc376b4	Merge pull request #849 from freechipsproject/l2-tlb ... L1 memory system improvements	2017-07-06 13:03:06 -07:00
Andrew Waterman	e1cc0a0a0e	Mask debug interrupts similarly to other interrupts (#847) ... This makes single-step exceptions higher-priority than debug interrupts.	2017-07-06 12:03:24 -07:00
Andrew Waterman	b2351c5fbf	Use consistent casing	2017-07-06 11:16:56 -07:00
Andrew Waterman	be4eceec0d	Fix stupid D$ probe bug	2017-07-06 01:20:47 -07:00
Andrew Waterman	90a7d6a343	Add L2 TLB option	2017-07-06 01:19:18 -07:00
Andrew Waterman	438abc76d2	Handle TL errors in L1 I$ ... Cache the error bit in the tag array; report precisely on access.	2017-07-06 01:02:11 -07:00
Andrew Waterman	0ef45fac9b	Add tag ECC to D$	2017-07-03 18:16:37 -07:00
Andrew Waterman	e9752f76ae	Improve probe state machine ... - Reduce reliance on s2_prb_ack_data due to future ECC changes - Shave a cycle off valid, but clean, probes - Code cleanup	2017-07-03 16:25:04 -07:00
Richard Xia	5b46350bc3	Make sure that DCache s2_xcpt data scratchpad case is assigned to after initial assignment.	2017-06-30 17:44:16 -07:00
Megan Wachs	69ab3626ca	Merge pull request #837 from freechipsproject/plic_recode ... plic: Recode to use OH knowledge	2017-06-30 16:05:32 -07:00
Megan Wachs	8c92c50d85	plic: make assertion comment right	2017-06-30 14:25:09 -07:00
Megan Wachs	f31ae008f3	plic: Clean up comments and simplify checking	2017-06-30 14:15:26 -07:00
Megan Wachs	76f8de75e3	plic: comment tidying	2017-06-30 12:51:09 -07:00
Megan Wachs	3da26b0aa8	plic: Add some assertions to check one-hot assumptions	2017-06-30 12:32:58 -07:00
Wesley W. Terpstra	367d4aebe6	Set complete unconditionally	2017-06-30 10:15:53 -07:00
Wesley W. Terpstra	4e9f65b2ef	Simplify logic further and bugfix ... complete was being set unconditionally	2017-06-30 10:07:39 -07:00
Megan Wachs	e8e709c941	plic: Use same recoding technique on complete as well as claim	2017-06-30 08:36:00 -07:00
Wesley W. Terpstra	3dca2bc4a3	gah	2017-06-30 01:07:29 -07:00
Wesley W. Terpstra	e43b7accf9	Fix compile error and eliminate wasteful wires	2017-06-30 01:06:02 -07:00
Megan Wachs	834bcf6b7e	PLIC: simplify some scala code	2017-06-29 19:35:15 -07:00
Megan Wachs	eae4fe1469	plic: Recode to use the knowledge that only one interrupt can be claimed at a time.	2017-06-29 19:09:57 -07:00
Wesley W. Terpstra	e3c7bb3b1f	SRAM: MemoryDevices use .reg (not .reg("mem")) (#835)	2017-06-29 19:07:12 -07:00
Megan Wachs	0668f13d99	debug: Fix race between resumereq and resumeack ... For an arbitrary DMI master on a fast clock running against a core on a slow clock, there was a race between writing resumereq and reading resumeack. When using JTAG DTM this does not occur in practice, but clean it up for running simulations with FESVR and future DMI masters.	2017-06-29 12:27:23 -07:00
Wesley W. Terpstra	5edc4546e3	rocket: add dtim and itim refs to cpus	2017-06-28 23:10:58 -07:00
Wesley W. Terpstra	7d6f8d48f2	Revert "rocket: link dtim to its cpu" ... This reverts commit e6c2d446cc.	2017-06-28 23:10:57 -07:00
Wesley W. Terpstra	fbcd6f0eb2	Revert "rocket: link itim to its cpu" ... This reverts commit 48390ed604.	2017-06-28 23:10:57 -07:00
Henry Cook	6e5a4c687f	diplomacy: a type of connect that always disables monitors (#828)	2017-06-28 21:48:10 -07:00
Megan Wachs	992b480c74	Merge pull request #825 from freechipsproject/debug_wfi ... Debug + WFI Interactions	2017-06-28 21:28:51 -07:00
Wesley W. Terpstra	66489ffa13	rom+sram: add a compatible field	2017-06-28 15:41:20 -07:00
Wesley W. Terpstra	ca3030cba3	dcache: fix a gender inversion bug introduced in #826	2017-06-28 15:38:53 -07:00
Wesley W. Terpstra	02aa80a958	TLZero: include a version number	2017-06-28 15:12:46 -07:00
Wesley W. Terpstra	48390ed604	rocket: link itim to its cpu	2017-06-28 15:06:19 -07:00
Wesley W. Terpstra	e6c2d446cc	rocket: link dtim to its cpu	2017-06-28 15:06:19 -07:00
Wesley W. Terpstra	3f6d5110cd	rocket: dtim is not a dcache	2017-06-28 15:06:19 -07:00
Wesley W. Terpstra	bca3db0866	diplomacy: add RWXC permissions also to ResourceMappings	2017-06-28 15:06:19 -07:00
Wesley W. Terpstra	5436be54ff	periphery: use SimpleBus for mmio ports	2017-06-28 15:06:19 -07:00
Wesley W. Terpstra	171e1a4c05	diplomacy: add SimpleBus to describe bridges	2017-06-28 15:06:19 -07:00
Wesley W. Terpstra	84dc23c215	devices: add reg-names to most devices	2017-06-28 15:06:16 -07:00
Wesley W. Terpstra	0bf46edb6c	diplomacy: support reg-names in DTS output	2017-06-28 14:26:55 -07:00
Wesley W. Terpstra	852f03282f	rocket: give itim and dtim a compatible field for drivers to match	2017-06-28 14:26:55 -07:00
Wesley W. Terpstra	6c2b770605	plic: do not output #address-cells ... This is only needed for an interrupt-map, not an interrupt-controller.	2017-06-28 14:26:55 -07:00
Andrew Waterman	b9a934ae28	Support eccBytes > 1	2017-06-28 02:09:18 -07:00
Andrew Waterman	8e4be40efc	Propagate wb_reg_rs2 for sfence ASID ... This would have been a bug if we supported ASIDs.	2017-06-28 02:09:18 -07:00
Andrew Waterman	2077e4190b	Make log more sensible for long-latency operations ... Show only one write to the destination register, not two.	2017-06-28 02:09:18 -07:00
Andrew Waterman	6f8fdff762	Basic L1 D$ ECC support ... Only supports ECC on data, not tags; only supports byte granularity.	2017-06-28 02:09:18 -07:00
Andrew Waterman	6100600179	Minor D$ code cleanup	2017-06-28 02:09:18 -07:00
Andrew Waterman	9c78ac4d78	Add grouped method to AugmentedUInt, like Seq.grouped	2017-06-28 02:09:18 -07:00
Andrew Waterman	8989f5654c	Add swizzle method to Encoding	2017-06-28 02:09:18 -07:00
Andrew Waterman	3e04a99f61	Refactor frontend exception passing ... Bundle them, and leverage regularity, so that if we have to add more exceptions in the future, we don't need to change so much code.	2017-06-28 02:09:18 -07:00
Andrew Waterman	cc2f87c214	Forbid S-mode execution from user memory ... 285c81746f	2017-06-28 02:09:18 -07:00
Andrew Waterman	8aa16a11f3	Reduce D$ access energy when refill width > access width	2017-06-28 02:09:18 -07:00
Andrew Waterman	25f585f2a9	Remove unused signal from TLB interface	2017-06-28 02:09:18 -07:00
Andrew Waterman	d5f80df0ae	Allow speculative I$ refill to cacheable regions ... Backpedaling on 27b143013f. Shaving four cycles off of I$ miss penalty is obviously worth the HW cost.	2017-06-28 02:09:18 -07:00
Megan Wachs	3fc75c2714	debug: report UNSUPPORTED more consistently. Allow haltreq/resumereq to be R as well as W.	2017-06-27 17:40:58 -07:00
Megan Wachs	e1fe0f245b	debug: Don't reset debugint register, as none of the interrupt registers are.	2017-06-27 14:10:13 -07:00
Megan Wachs	136e4b6c27	debug: use consistent coding style (Reg(init ... ) vs RegInit)	2017-06-27 13:42:38 -07:00
Megan Wachs	3b9550ede3	debug: correctly declare reg_debugint	2017-06-27 13:42:38 -07:00
Megan Wachs	56839b2c62	debug: Remove DebugInterrupt from DCSR (it is no longer part of V13 spec)	2017-06-27 13:42:38 -07:00
Megan Wachs	665c2a349c	Correct Debug + WFI Interactions ... 1) Debug interrupt should end WFI 2) WFI should end immedately during single-step 3) WFI should act like NOP during Debug Mode	2017-06-27 13:42:38 -07:00
Zihao Yu	c9cfe46604	rocket,Rocket: fix type mismatch (#819)	2017-06-27 11:22:08 -07:00
Wesley W. Terpstra	66f64a9759	tilelink2 ToAXI4: don't interlock R+W for non-FIFO masters (#822) ... idCount <= 1 implies that no more than one transaction can be inflight, so there is no need to interlock R+W. However, when stripBits > 0, it is possible for a non-FIFO master to have > 1 idCount. In this case, we also don't need to interlock R+W.	2017-06-26 17:54:17 -07:00
Wesley W. Terpstra	8ca6c10994	tilelink2: ToAXI4 can strip off low source ID bits ... Some TL converters place extra meta data in the low bits of source. Examples include the TLFragmenter and CacheCork. This new argument makes it possible to save AXI4 ID space by reclaiming those bits upon conversion.	2017-06-23 17:22:45 -07:00
Wesley W. Terpstra	feecfb53ed	axi4: Deinterleaver need not make a Q for an unused AXI id	2017-06-23 17:22:42 -07:00
Wesley W. Terpstra	9bea7c1c58	Merge pull request #815 from freechipsproject/reduce-others ... Reduce others	2017-06-23 12:13:48 -07:00
Wesley W. Terpstra	2d8b2f4edd	ReduceOthers: remove constants from the balanced AND tree	2017-06-23 00:28:05 -07:00
Henry Cook	ad4b454b49	isp: passthru based on edgesOut = edgesIn (#814)	2017-06-22 21:23:49 -07:00
Wesley W. Terpstra	48611266fa	diplomacy: use ReduceOthers in the RegMapper	2017-06-22 19:43:47 -07:00
Wesley W. Terpstra	11d1cb02eb	util ReduceOthers produces nlogn cost ready-valid logic	2017-06-22 19:43:20 -07:00
Jack Koenig	1f137cb9ff	Merge pull request #800 from ss2783/patch-1 ... GeneratorUtils: support to elaborate a RawModule	2017-06-22 12:34:41 -07:00
Colin Schmidt	aced18b3bb	Move RoCC interface to Diplomacy and TL2 (#807) ... * Move RoCC interface to Diplomacy and TL2 * guard rocc arbiter to prevent zero-width wires	2017-06-22 12:07:09 -07:00
Henry Cook	bf431c0a53	groundtest: fix test ram width	2017-06-20 18:11:22 -07:00
Wesley W. Terpstra	2f2fe0a973	clint: don't ask for what you know (nTiles)	2017-06-20 17:21:53 -07:00
Henry Cook	1c97a2a94c	allow re-positionable PLIC and Clint, and change coreplex internal network names	2017-06-20 17:18:45 -07:00
Henry Cook	5552f23294	tims: explictly name them for generated address map	2017-06-20 17:18:29 -07:00
Henry Cook	6b79842e66	dcache: just left shift by untagbits to get tag ... Always safe because of the requirement on coreplex/RocketTiles.scala:126	2017-06-20 16:35:28 -07:00
Wesley W. Terpstra	bb309e573f	TLSplitter: special-case the case of no split necessary	2017-06-20 14:10:25 -07:00
Wesley W. Terpstra	53f030c037	TLSplitter: default policy is roundRobin ... Track commit 274d908d98	2017-06-20 14:03:01 -07:00
Wesley W. Terpstra	1aa4f5ce33	TLSplitter: QoR improvements ... Track commit 985d9750e6	2017-06-20 14:01:07 -07:00
Wesley W. Terpstra	f6e0dd12c8	TLSplitter: ManagerUnification is not used in Xbars ... Track the change made in 5994714970	2017-06-20 13:58:30 -07:00
Andrew Waterman	f396b4142d	Merge pull request #806 from freechipsproject/mulh ... Improve integer mul/div	2017-06-20 13:01:16 -07:00
Colin Schmidt	675f183dd2	refactor ICache to be reusable by other frontends (#808) ... * refactor ICache to be reusable by other frontends specifically one that would like to change the fetch width and number of bytes in an instruction	2017-06-20 08:21:01 -07:00
Andrew Waterman	a6d9884cc0	Improve integer mul/div ... - Signed integer multiplication latency is now deterministic (before, it would take an extra cycle if the multiplier was negative). - High-part multiplication is now one cycle faster. - RV64 MULW now takes half as many cycles as MUL. - Positive remainders are now one cycle faster.	2017-06-19 12:09:21 -07:00
Richard Xia	61c39da475	Check for rvc before declaring illegal instruction after an ebreak.	2017-06-16 10:49:36 -07:00
Wesley W. Terpstra	93d423d202	diplomacy: optimize IdRange.contains (#798) ... This should make an optimal circuit for a wider class of ranges.	2017-06-15 15:56:14 -07:00
Shreesha Srinath	4059d9417f	GeneratorUtils: support to elaborate a RawModule	2017-06-15 14:33:02 -07:00
Henry Cook	5368ea60fe	Merge pull request #757 from freechipsproject/isp-port ... Inter-System-Port	2017-06-15 13:07:19 -07:00
Wesley W. Terpstra	1f8c4ba4ca	CoreplexNetwork: don't force a buffer on the coherence manager ... Let the l2Config.coherenceManager create its own appropriate buffers. This can matter if you need to make sure the buffer is in the right place in the hierarchy for hierarchical place and route.	2017-06-14 14:27:23 -07:00
Wesley W. Terpstra	4a15d47061	diplomacy: BufferParams can now directly create a Queue	2017-06-14 13:47:37 -07:00
Wesley W. Terpstra	b4b165112c	PeripheryErrorSlave: do not put a TLMonitor between the fragmenter and slave ... This edge has the largest number of source bits by far. Let's just exclude it.	2017-06-13 16:59:29 -07:00
Wesley W. Terpstra	94f85e8bc8	tilelink2: TLMonitor will not create giant wires	2017-06-13 16:58:22 -07:00
Colin Schmidt	8264c0a77e	add a debug print for xbar id mappings	2017-06-13 16:58:21 -07:00
Henry Cook	9bbde9767c	rocketchip: top-level systems are now multi-IO modules ... Cake pattern only 2 layers instead of 3. Standardized naming convention. Comments for periphery mix-ins. Testharnesses use new periphery helper methods.	2017-06-13 13:55:45 -07:00
Henry Cook	2e8a40a23f	diplomacy: Allow LazyModuleImps to be based on RawModules or MultiIOModules ... And add a MonitorBase class to be connect's return type.	2017-06-13 13:55:27 -07:00
Andrew Waterman	76af15a6ff	Fix FPU control bug for div/sqrt ... I was examining a WB-stage control signal instead of a MEM-stage control signal. I refactored the code to group the signals together, so that this sort of bug is less likely going forward.	2017-06-09 15:51:06 -07:00
Andrew Waterman	8552c77972	Fix I$ reset regression FU-357 ... Can't rely on s2 TLB response, so mask using s2_valid.	2017-06-09 00:48:24 -07:00
Andrew Waterman	5a4daebbcc	minNum -> minimumNumber (#766)	2017-06-08 11:12:52 -07:00
Andrew Waterman	8cb250cfe6	Fix FMUL sign, again (#789)	2017-06-08 01:50:00 -07:00
Leway Colin	60c896b48c	Typo: is should be if ? (#786) ... Typo: is should be if ?	2017-06-07 10:40:13 -07:00
Andrew Waterman	d45fc0d670	Merge pull request #785 from freechipsproject/fmul-fix ... Fix FMUL sign of zero	2017-06-06 00:46:03 -07:00
Andrew Waterman	07ad9203ff	Fix FMUL sign of zero	2017-06-05 17:35:42 -07:00
Megan Wachs	8d2e9a8631	Merge remote-tracking branch 'origin/master' into plusarg_docstring	2017-06-05 17:23:44 -07:00
Wesley W. Terpstra	87a5665e43	axi4: only block writes if SAME master has outstanding reads (#782) ... * axi4: only block writes if SAME master has outstanding reads * tilelink2: ToAXI4 rename variable TL uses sources, not IDs like AXI. Keep it less confusing. * tilelink2: ToAXI4 improve stall circuit delay Don't bother decoding the AXI ID to compute stall.	2017-06-05 16:54:00 -07:00
Megan Wachs	7afd5e6070	remove unnecessary whitespace. Fix grammar.	2017-06-05 16:18:57 -07:00
Megan Wachs	8440c4b1c4	plusarg_reader : Add the ability to add a documentation string.	2017-06-05 16:16:52 -07:00
solomatnikov	274d908d98	Changed TLXbar arbitration policy to roundRobin (#781)	2017-06-05 10:20:28 -07:00
Andrew Waterman	16ecbdd5b2	Reduce fanout on critical I$ miss signal	2017-06-02 20:45:50 -07:00
Andrew Waterman	27b143013f	Improve ITLB QoR ... - No need to check cacheability - Remove a gate delay from PMP path	2017-06-02 20:45:50 -07:00
Andrew Waterman	0ffb2c8baf	Simplify and improve QoR of ShiftQueue	2017-06-02 20:44:52 -07:00
Andrew Waterman	8229bdee03	Remove FP unboxing from FMA critical path	2017-06-02 20:44:52 -07:00
Andrew Waterman	7504b47bbe	Improve code quality in FP->FP and Int->FP units	2017-06-02 20:44:52 -07:00
Andrew Waterman	84c4ae775f	Improve QoR for FP->Int conversions	2017-06-02 20:44:52 -07:00
Andrew Waterman	07968df183	Refactor FP Classify	2017-06-02 20:44:52 -07:00
Andrew Waterman	6ecd58a977	Incorporate new div/sqrt unit	2017-06-02 20:44:15 -07:00
Wesley W. Terpstra	b1917e7915	coreplex: add an ISPPort trait to add cross-connect points	2017-06-02 20:43:23 -07:00
Wesley W. Terpstra	81d372137a	coreplex: unconditionally insert a Splitter between tiles and l1tol2	2017-06-02 20:43:21 -07:00
Wesley W. Terpstra	d002cec6ac	NodeNumberer: add an adapter to map inter-chip fabrics	2017-06-02 20:42:17 -07:00
Wesley W. Terpstra	5a2a6b0386	diplomacy: add a CustomNode type that allows direct overload of methods	2017-06-02 20:42:17 -07:00
Wesley W. Terpstra	fed1f53afa	tilelink2: add a TLSplitter to be used for the ISP port	2017-06-02 20:42:17 -07:00
Wesley W. Terpstra	a4bf678954	tilelink2: fix latent Xbar truncation bug ... This was introduced when we switched to HeterogeneousBag for diplomatic IO. It seems a lucky coincidence that nothing has run into this yet!	2017-06-02 20:42:16 -07:00
Wesley W. Terpstra	ce12a64f4b	tilelink2: support SplitterNodes	2017-06-02 20:42:16 -07:00
Wesley W. Terpstra	de39af7f65	tilelink2: make some Xbar methods reusable	2017-06-02 20:42:16 -07:00
Wesley W. Terpstra	0a2a93c27d	diplomacy: add the new Splitter node type	2017-06-02 20:42:16 -07:00
Wesley W. Terpstra	c695237050	diplomacy: make :=* and :*= resolution more flexible	2017-06-02 20:42:16 -07:00
edwardcwang	cdbf67be68	Add a note to wire up jtag_mfr_id (#778) ... Close #774	2017-06-02 18:53:14 -07:00
Wesley W. Terpstra	e0741a2097	axi4: don't map unused masters into TL source ID space	2017-06-02 16:30:16 -07:00
Wesley W. Terpstra	80c63c0da6	rocket: include hartid in cache master names	2017-06-02 15:52:23 -07:00
Wesley W. Terpstra	d25ad10592	diplomacy: require masters to have a name	2017-06-02 15:52:20 -07:00
Wesley W. Terpstra	475ac93cdf	coreplex: print memory map using DTS, also write a JSON for it	2017-06-02 14:27:40 -07:00
Wesley W. Terpstra	ae8734da05	diplomacy: report cacheability in ResourceAddress	2017-06-02 14:27:40 -07:00
Wesley W. Terpstra	985d9750e6	tilelink2: Xbar QoR improvement	2017-06-02 14:27:40 -07:00
Wesley W. Terpstra	9317a00896	tilelink2: ToAXI4, sort and print AXI IDs used	2017-06-02 14:27:37 -07:00
Wesley W. Terpstra	eb14329c63	tilelink2: only combine managers of the same resources	2017-06-01 15:34:43 -07:00
Wesley W. Terpstra	1f531b1593	tilelink2: improve round robin arbiter QoR	2017-06-01 15:34:40 -07:00
Wesley W. Terpstra	5994714970	diplomacy: move manager unification to meta-data only ... Now that PMA circuits already perform address unification, there is no QoR gained by throwing away the true and complete diplomatic address+node information. Defer the unification to pretty printing the DTS address map only.	2017-06-01 15:30:20 -07:00
Wesley W. Terpstra	0fe625c52f	diplomacy: improve PMA circuit QoR	2017-06-01 15:30:20 -07:00
Yunsup Lee	6124bf0cc2	sort entires in the printed address map (#773)	2017-05-31 07:45:46 -10:00
Jacob Chang	e3e77d68e6	PTW now does not require atomic memory operations, so take out the requirement (#767) ... Bug fix in CSR which manifest itself when compiling a config with no extension	2017-05-26 13:11:15 -07:00
Andrew Waterman	dbc5e7c494	Add TLB miss performance counters (#762)	2017-05-23 12:52:25 -07:00
Andrew Waterman	b2b4c1abcd	Separate tag ECC and data ECC options (#761)	2017-05-23 12:51:48 -07:00
Henry Cook	940614625e	TLCacheCork: unsafe flag now _really_ unsafe (#760)	2017-05-22 19:37:11 -07:00
Wesley W. Terpstra	7f1d3c445f	Plusargs -- tilelink timeout detection from the command line (#752) ... * util: PlusArg gives Chisel access to the command-line * tilelink2: add a progress watchdog to Monitors	2017-05-18 22:49:59 -07:00
Wesley W. Terpstra	748a48f667	unittest: balance the run times of the tests	2017-05-17 14:02:59 -07:00
Wesley W. Terpstra	bea2489507	unittest: make overall test duration configurable	2017-05-17 14:02:59 -07:00
Wesley W. Terpstra	c8ba6b2feb	unittests: accept a configurable number of transactions to run	2017-05-17 14:02:59 -07:00
Wesley W. Terpstra	f6f40b1442	unit tests: all should accept timeout override	2017-05-17 14:02:59 -07:00
Wesley W. Terpstra	8c3736e0dc	tilelink2: remove ready-valid fuzzer obsoleted by TLDelayer	2017-05-17 06:47:21 -07:00
Wesley W. Terpstra	1f2236cdb3	diplomacy: appease Jack by removing unused 1st bundles argument	2017-05-17 06:46:07 -07:00
Wesley W. Terpstra	f2d16d49c2	tilelink2: don't widen TLMonitor interface unnecessarily	2017-05-17 06:29:03 -07:00
Wesley W. Terpstra	191dad7800	diplomacy: provide connect access to edges without bundles ... Forcing the bundles to exist early can mess up module ownership.	2017-05-17 06:29:03 -07:00
Megan Wachs	d8996ea85f	Empty commit to force travis	2017-05-16 22:56:58 -07:00
Henry Cook	5f22e91a7f	rocc: fix RoccExampleConfig	2017-05-16 16:44:53 -07:00
Henry Cook	a19fc2549e	tile: add tileBus xbar	2017-05-16 16:12:01 -07:00
Wesley W. Terpstra	3e2b477c0a	rational: adjust comments and add a case for N:M	2017-05-14 15:16:33 -07:00