This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
You've already forked rocket-chip
Code
Releases
Activity
42f1ae27fc
rocket-chip
/
src
/
main
/
scala
History
Wesley W. Terpstra
42f1ae27fc
Xbar: use the IdentityModule to encourage wider fanout
2017-09-07 16:03:35 -07:00
..
amba
tilelink: Error device supports Acquire
2017-07-27 18:32:58 -07:00
config
config: support p.lift(key) to optionally return a value
2017-09-07 16:03:34 -07:00
coreplex
coreplex: add externalSlaveBuffers configuration option
2017-09-07 16:03:35 -07:00
devices
plic: support a configurable number of interrupt register stages
2017-09-07 16:03:34 -07:00
diplomacy
diplomacy: support :=? for unknown star inference
2017-09-07 16:03:35 -07:00
groundtest
chiplink: adjust bus view to include the splitter (
#886
)
2017-07-24 21:41:17 -07:00
jtag
Jtagresettobool - add explicit toBool cast now required on reset. (
#984
)
2017-09-06 09:49:47 -07:00
regmapper
add cloneType to RegisterWriteIO and RegisterReadIO (
#874
)
2017-07-18 18:52:31 -07:00
rocket
Remove redundant check in interrupt priority encoding
2017-08-17 22:23:42 -07:00
system
tilelink: add mask rom
2017-07-31 21:34:04 -07:00
tile
coreplex: add externalSlaveBuffers configuration option
2017-09-07 16:03:35 -07:00
tilelink
Xbar: use the IdentityModule to encourage wider fanout
2017-09-07 16:03:35 -07:00
unittest
Combine Coreplex and System Module Hierarchies (
#875
)
2017-07-23 08:31:04 -07:00
util
util: add the IdentityModule, useful to dedup wires
2017-09-07 16:03:35 -07:00