riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

pbus: clarify that we are adding buffers when attaching to sbus

This commit is contained in:
Henry Cook 2017-09-01 18:18:13 -07:00 committed by Wesley W. Terpstra
parent 8fc4d78c84
commit a902e15987
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/PeripheryBus.scala
View File

@ -48,5 +48,5 @@ trait HasPeripheryBus extends HasSystemBus {
val pbus = new PeripheryBus(pbusParams)
// The peripheryBus hangs off of systemBus; here we convert TL-UH -> TL-UL
pbus.fromSystemBus := sbus.toPeripheryBus(nBuffers = 1)
pbus.fromSystemBus := sbus.toPeripheryBus(addBuffers = 1)
}

4
src/main/scala/coreplex/SystemBus.scala
View File

@ -37,8 +37,8 @@ class SystemBus(params: SystemBusParams)(implicit p: Parameters) extends TLBusWr
def toSplitSlaves: TLOutwardNode = outwardSplitNode
def toPeripheryBus(nBuffers: Int): TLOutwardNode = {
val (in, out) = bufferChain(nBuffers, name = Some("pbus"))
def toPeripheryBus(addBuffers: Int): TLOutwardNode = {
val (in, out) = bufferChain(addBuffers, name = Some("pbus"))
in := pbus_fixer.node
out
}