riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

shiftReg: Make it so that register '0' is always closest to the q output, regardless of the type of shift register created.

Browse Source
This commit is contained in:
Megan Wachs 2017-09-07 09:51:46 -07:00
parent dcafb5fea3
commit 1da6cb85ab
1 changed files with 8 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
src/main/scala/util/ShiftReg.scala
View File

@ -9,13 +9,14 @@ import Chisel._
// to provide a reset value.
object ShiftRegInit {
def apply[T <: Data](in: T, n: Int, init: T, name: Option[String] = None): T =
(0 until n).foldLeft(in) {
case (next, i) => {
val r = Reg(next, next = next, init = init)
name.foreach { na => r.suggestName(s"${na}_${i}") }
r
}
(0 until n).foldRight(in) {
case (next, i) => {
val r = Reg(next, next = next, init = init)
name.foreach { na => r.suggestName(s"${na}_${i}") }
r
}
}
}
/** These wrap behavioral
@ -51,7 +52,7 @@ object AbstractPipelineReg {
}
class AsyncResetShiftReg(w: Int = 1, depth: Int = 1, init: Int = 0, name: String = "pipe") extends AbstractPipelineReg(w) {
require(depth > 0, "Depth must be greater than 0.")
require(depth >= 0, "Depth must be greater than or equal to 0.")
override def desiredName = s"AsyncResetShiftReg_w${w}_d${depth}_i${init}"