|
|
0f092b9b59
|
Remove IPI network
This is now provided via MMIO.
|
2015-11-16 21:51:43 -08:00 |
|
|
|
0290635454
|
amo_shift_bits -> amo_shift_bytes
|
2015-11-16 19:07:58 -08:00 |
|
|
|
485f1b7bd7
|
bump uncore
|
2015-11-16 18:14:03 -08:00 |
|
|
|
64aaf71b06
|
L2AcquireTracker refactor to support merging Gets and Puts into Prefetches of the correct type.
Transaction metadata for primary and seconday misses now stored in the secondary miss queue.
Added BuiltInAcquireBuilder factory.
|
2015-11-16 18:10:09 -08:00 |
|
|
|
03fa06e6e7
|
fix prefetch lockup on L2 hit
|
2015-11-15 12:51:34 -08:00 |
|
|
|
5e2698adbc
|
Merge remote-tracking branch 'origin/master' into rocc-fpu-port
|
2015-11-14 16:44:55 -08:00 |
|
|
|
8916c7e99c
|
push rocket
|
2015-11-14 16:43:28 -08:00 |
|
|
|
213c1a4c81
|
fix fdiv/fsqrt control bug in fpu
|
2015-11-14 16:43:15 -08:00 |
|
|
|
4dd097d156
|
Merge remote-tracking branch 'origin/master' into rocc-fpu-port
|
2015-11-14 14:52:13 -08:00 |
|
|
|
6a6371fdb6
|
move to new version of hardfloat
|
2015-11-14 14:50:13 -08:00 |
|
|
|
3c3c946755
|
move to new version of hardfloat
|
2015-11-14 14:49:17 -08:00 |
|
|
|
e12efab423
|
skip meta_write state if no meta write pending
|
2015-11-13 13:50:35 -08:00 |
|
|
|
608e4b2851
|
Merge remote-tracking branch 'origin/master' into rocc-fpu-port
|
2015-11-12 20:44:25 -08:00 |
|
|
|
a1063bad54
|
fix issues with non-allocating put/get
|
2015-11-12 15:54:34 -08:00 |
|
|
|
19daee10f0
|
use default constructors for IOMSHR acquire construction
|
2015-11-12 15:54:05 -08:00 |
|
|
|
7e7d688a01
|
make sure L2 passes no-alloc acquires through to outer memory
|
2015-11-12 15:40:58 -08:00 |
|
|
|
b3865c370a
|
make sure correct addr_beat is sent for Get response by narrower/converter
|
2015-11-12 15:40:38 -08:00 |
|
|
|
f397d61033
|
add alloc option to Put constructor
|
2015-11-12 11:39:59 -08:00 |
|
|
|
7733fbe6a3
|
make sure no-alloc write still updates data array if there is a cache hit
|
2015-11-12 11:39:36 -08:00 |
|
|
|
10f4c6c71c
|
interleave cached and uncached requests
|
2015-11-12 11:34:44 -08:00 |
|
|
|
97d0e195ae
|
Merge pull request #28 from ucb-bar/yusnup
Don't re-generate the .d files on "make clean"
|
2015-11-12 00:46:21 -08:00 |
|
|
|
07f0e6be94
|
Don't re-generate the .d files on "make clean"
|
2015-11-12 00:41:55 -08:00 |
|
|
|
7cae6cedf5
|
finished bit should be set true if generator not being used
|
2015-11-11 18:51:16 -08:00 |
|
|
|
f93872d6b4
|
make sure cached generator actually drives finished signal
|
2015-11-11 18:45:36 -08:00 |
|
|
|
eeda3dd770
|
add README
|
2015-11-11 18:30:19 -08:00 |
|
|
|
9482d944ca
|
make Uncached generator vary the alloc bit
|
2015-11-11 18:26:56 -08:00 |
|
|
|
6ddf81090b
|
didn't mean to turn off GenerateCached in last commit
|
2015-11-11 17:39:08 -08:00 |
|
|
|
11f0b3d8db
|
restore old L2 cache AcquireTransactor configuration
|
2015-11-11 17:10:58 -08:00 |
|
|
|
31da692ccc
|
default to single tile in WithMemtest
|
2015-11-11 14:54:13 -08:00 |
|
|
|
55581195eb
|
add groundtest submodule for simple memory testing
|
2015-11-11 14:33:02 -08:00 |
|
|
|
8a6b231b08
|
explicitly configure the number of requests being sent by generators
|
2015-11-11 14:32:19 -08:00 |
|
|
|
149480411e
|
make sure ClientTileLinkEnqueuer uses the correct parameters
|
2015-11-10 16:09:19 -08:00 |
|
|
|
b59ce5fed4
|
make sure L2 waits for outer grant before sending grant for write request
|
2015-11-10 16:06:14 -08:00 |
|
|
|
13f62e0364
|
make sure generators can detect lockup
|
2015-11-10 14:39:56 -08:00 |
|
|
|
520925c207
|
fix up build.sbt and add gitignore
|
2015-11-10 13:38:39 -08:00 |
|
|
|
51f128ec74
|
actually use backendBuffering in front of unwrapper/converter chain
|
2015-11-09 11:50:18 -08:00 |
|
|
|
42d3d09d7a
|
add a ClientTileLinkEnqueuer to complement the TileLinkEnqueuer
|
2015-11-09 11:49:19 -08:00 |
|
|
|
7942be4e01
|
make sure outerTL method is idempotent
|
2015-11-09 11:10:02 -08:00 |
|
|
|
59ca373146
|
Merge pull request #18 from jackkoenig/master
Fix SimpleHellaCacheIF assumption about receiving rejected request ba…
|
2015-11-08 22:38:01 -08:00 |
|
|
|
1e259a55da
|
Fix SimpleHellaCacheIF assumption about receiving rejected request back 2 cycles later
|
2015-11-08 21:16:31 -08:00 |
|
|
|
df5daaa72e
|
Merge remote-tracking branch 'origin/master' into rocc-fpu-port
|
2015-11-06 23:57:42 -08:00 |
|
|
|
2f515b2af6
|
Reduce critical path for fdiv valid signal
|
2015-11-06 23:28:31 -08:00 |
|
|
|
e3efc09b5b
|
remove unnecessary UInt encode/decode on releaseMatches path
|
2015-11-05 17:20:03 -08:00 |
|
|
|
1e772daeea
|
no spaces in Makefrag
|
2015-11-05 16:42:05 -08:00 |
|
|
|
cb0c2df051
|
update fpga-zynq
|
2015-11-05 10:50:13 -08:00 |
|
|
|
42e7067400
|
bump uncore
|
2015-11-05 10:49:25 -08:00 |
|
|
|
bbf14ddc01
|
use definitions in consts header whenever possible
|
2015-11-05 10:48:32 -08:00 |
|
|
|
fb501e75c0
|
fixes for sub-block TL requests in uncore
|
2015-11-05 10:48:32 -08:00 |
|
|
|
7b252d8f89
|
get rid of now-unnecessary bits in MIF tag
|
2015-11-05 10:48:32 -08:00 |
|
|
|
ba5a6af05c
|
correctly stripe data across memory channels in simulation
|
2015-11-05 10:48:32 -08:00 |
|
