riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

get rid of now-unnecessary bits in MIF tag

Browse Source
This commit is contained in:
Howard Mao 2015-11-02 22:51:20 -08:00
parent ba5a6af05c
commit 7b252d8f89
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/Configs.scala
View File

@ -43,9 +43,7 @@ class DefaultConfig extends Config (
case MIFTagBits => // Bits needed at the L2 agent
log2Up(site(NAcquireTransactors)+2) +
// Bits added by NASTI interconnect
log2Up(site(NMemoryChannels) * site(NBanksPerMemoryChannel) + 1) +
// Bits added by final arbiter (not needed if true multichannel memory)
log2Up(site(NMemoryChannels))
log2Up(site(NMemoryChannels) * site(NBanksPerMemoryChannel) + 1)
case MIFDataBits => 64
case MIFAddrBits => site(PAddrBits) - site(CacheBlockOffsetBits)
case MIFDataBeats => site(CacheBlockBytes) * 8 / site(MIFDataBits)