1
0
Commit Graph

5541 Commits

Author SHA1 Message Date
Yunsup Lee
8d68ea9e0b Merge branch 'master' of github.com:ucb-bar/reference-chip 2014-03-20 01:46:30 -07:00
Yunsup Lee
7bbcf920be sync up master 2014-03-20 01:45:23 -07:00
Andrew Waterman
51808d9982 Fix minor FP bugs 2014-03-18 18:37:53 -07:00
Andrew Waterman
5996418021 Fix exception behavior of fmin/fmax 2014-03-18 18:36:51 -07:00
Jim Lawson
dec98eb047 Update library dependencies (jenkins builds)
Add chisel as an explicit library dependency
2014-03-18 11:37:08 -07:00
Yunsup Lee
d2c32b048a fix bug in htif_fini, need to use vc_handle! 2014-03-18 01:35:08 -07:00
Andrew Waterman
0d124d283a Write our own vcs main() routine 2014-03-17 17:02:28 -07:00
Andrew Waterman
7f23257873 Print out random seed if test fails 2014-03-17 15:35:32 -07:00
Andrew Waterman
fcbbb275aa Fix nondeterminism 2014-03-15 17:35:30 -07:00
Andrew Waterman
54cbf0c4f1 Add (unused) RV32 CSRs 2014-03-15 17:33:17 -07:00
Andrew Waterman
943d7ac80a Use LinkedHashSet/Map for simpler determinism 2014-03-15 17:31:48 -07:00
Donggyu Kim
53d62cb69d remove nondeterminism 2014-03-15 16:45:58 -07:00
Yunsup Lee
e4b56b5d0e generate verilog for rekall 2014-03-15 15:31:04 -07:00
Andrew Waterman
b6bf7cfe0c push chisel 2014-03-11 23:56:57 -07:00
Andrew Waterman
7ac003a4f7 push hardfloat 2014-03-11 20:36:39 -07:00
Andrew Waterman
f04bde75fb New FP encoding 2014-03-11 19:12:20 -07:00
Andrew Waterman
a0389645b7 New FP encoding; improved FP implementation 2014-03-11 18:58:24 -07:00
Andrew Waterman
00bc1a2293 Add fclass.{s|d} instructions 2014-03-10 16:59:24 -07:00
Yunsup Lee
6951333a08 push rocket 2014-03-04 23:43:00 -08:00
Yunsup Lee
ac4b3f9f22 print out core id 2014-03-04 23:38:49 -08:00
Andrew Waterman
d055c0ebaf Push rocket/hardfloat/chisel 2014-03-04 16:39:06 -08:00
Andrew Waterman
9f2e16c58a Fix D$ arbiter for >2 inputs 2014-03-04 16:32:17 -08:00
Andrew Waterman
fa75f6e81e Fix null pointer exception when HAS_FPU=false 2014-03-04 16:32:09 -08:00
Yunsup Lee
23045ec379 add hwacha vfmsv instructions, keepcfg bug fix, turn off secondary fconv 2014-03-02 03:38:06 -08:00
Yunsup Lee
49f0e43ed1 push riscv-tools 2014-03-01 03:31:03 -08:00
Yunsup Lee
e20d50436a committed in the wrong directory, meant to commit in the hwacha directory 2014-03-01 00:01:35 -08:00
Yunsup Lee
8c459df3b6 flush deck when xcpt occurs, fixes remaining p test bugs 2014-02-28 22:50:34 -08:00
Adam Izraelevitz
cb14baab88 Reformatted hammer directory, added parent scripts to repo, as well as README. 2014-02-28 15:57:46 -08:00
Andrew Waterman
c7110c8389 Make FPU pipeline depths configurable 2014-02-28 13:39:59 -08:00
Yunsup Lee
0c4442c172 push tests/tools 2014-02-27 20:28:19 -08:00
Yunsup Lee
bcfcdefe88 update hwacha 2014-02-27 04:39:12 -08:00
Yunsup Lee
46714c0c60 more improvements to hwacha 2014-02-26 21:20:53 -08:00
Yunsup Lee
a5625de3d5 support vector irq tests 2014-02-25 21:18:03 -08:00
Ben Keller
fcfc1078f8 Merge branch 'master' of github.com:ucb-bar/reference-chip 2014-02-25 15:54:19 -08:00
Yunsup Lee
220076506c push hwacha; all vector p/v/pt tests work now 2014-02-25 03:51:15 -08:00
Yunsup Lee
e5c2bd5e7b add extensions option to riscv-dis for better disassembly 2014-02-25 03:50:32 -08:00
Yunsup Lee
98b830201a add wen signal to dasm printf 2014-02-25 03:31:06 -08:00
Yunsup Lee
8acc9510c4 push hwacha,chisel 2014-02-24 01:43:55 -08:00
Yunsup Lee
22345dd073 push rocket,hwacha 2014-02-22 22:53:24 -08:00
Yunsup Lee
97b1841fcf change dcache tag bits to 7 2014-02-22 22:53:04 -08:00
Adam Izraelevitz
f14f386b4f Merge branch 'dse' of github.com:ucb-bar/reference-chip into dse
Conflicts:
	src/main/scala/ReferenceChip.scala
2014-02-19 15:50:28 -08:00
Adam Izraelevitz
a006bffca4 Merge branch 'master' of github.com:ucb-bar/reference-chip into dse 2014-02-19 15:04:03 -08:00
Adam Izraelevitz
58d2e62e3f Merge branch 'master' of github.com:ucb-bar/reference-chip into dse
Conflicts:
	chisel
	src/main/scala/ReferenceChip.scala
2014-02-19 14:24:36 -08:00
Andrew Waterman
de965d558a Renumber uarch CSRs into custom CSR space 2014-02-14 17:41:17 -08:00
Andrew Waterman
e554f6728d Update chisel 2014-02-14 17:41:17 -08:00
Andrew Waterman
8e3ca609f7 Renumber uarch CSRs into custom CSR space 2014-02-14 17:40:00 -08:00
Stephen Twigg
755293d785 Push hwacha (refactoring) and add line that when uncommented properly instantiates hwacha). 2014-02-14 10:12:09 -08:00
Andrew Waterman
02dbd6b0aa Don't assign to your own inputs 2014-02-12 18:39:40 -08:00
Stephen Twigg
6808245bb5 Timeout cycles now defined in toplevel Makefrag in order to allow for easier alteration when debugging. 2014-02-12 16:50:13 -08:00
Andrew Waterman
e5de170215 Update Chisel, fixing Verilog backend 2014-02-12 14:28:43 -08:00