riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Don't assign to your own inputs

Browse Source
This commit is contained in:
Andrew Waterman 2014-02-12 18:39:40 -08:00
parent bbf8010230
commit 02dbd6b0aa
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/uncore.scala
View File

@ -127,7 +127,6 @@ class VoluntaryReleaseTracker(trackerId: Int, bankId: Int)(implicit conf: L2Cohe
io.client.grant.bits.payload.data := UInt(0)
io.client.grant.bits.header.dst := init_client_id_
io.client.grant.bits.header.src := UInt(bankId)
io.client.grant_ack.valid := Bool(false)
switch (state) {
is(s_idle) {
@ -212,7 +211,6 @@ class AcquireTracker(trackerId: Int, bankId: Int)(implicit conf: L2CoherenceAgen
io.client.release.meta.ready := Bool(false)
io.client.release.data.ready := Bool(false)
io.master.grant.ready := io.client.grant.ready
io.client.grant_ack.valid := Bool(false)
switch (state) {
is(s_idle) {