riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Renumber uarch CSRs into custom CSR space

Browse Source
This commit is contained in:
Andrew Waterman 2014-02-14 17:40:00 -08:00
parent a09ff9fdc7
commit 8e3ca609f7
1 changed files with 16 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
rocket/src/main/scala/instructions.scala
View File

@ -242,22 +242,22 @@ object CSRs {
val cycle = 0xc00
val time = 0xc01
val instret = 0xc02
val uarch0 = 0xc10
val uarch1 = 0xc11
val uarch2 = 0xc12
val uarch3 = 0xc13
val uarch4 = 0xc14
val uarch5 = 0xc15
val uarch6 = 0xc16
val uarch7 = 0xc17
val uarch8 = 0xc18
val uarch9 = 0xc19
val uarch10 = 0xc1a
val uarch11 = 0xc1b
val uarch12 = 0xc1c
val uarch13 = 0xc1d
val uarch14 = 0xc1e
val uarch15 = 0xc1f
val uarch0 = 0xcc0
val uarch1 = 0xcc1
val uarch2 = 0xcc2
val uarch3 = 0xcc3
val uarch4 = 0xcc4
val uarch5 = 0xcc5
val uarch6 = 0xcc6
val uarch7 = 0xcc7
val uarch8 = 0xcc8
val uarch9 = 0xcc9
val uarch10 = 0xcca
val uarch11 = 0xccb
val uarch12 = 0xccc
val uarch13 = 0xccd
val uarch14 = 0xcce
val uarch15 = 0xccf
val all = {
val res = collection.mutable.ArrayBuffer[Int]()
res += fflags