riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

Update Chisel, fixing Verilog backend

This commit is contained in:
Andrew Waterman 2014-02-12 14:28:43 -08:00
parent 0ebb115a3c
commit e5de170215
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
chisel

@ -1 +1 @@
Subproject commit f6bee8a4d930b613262addac8af91ed57ab1c329
Subproject commit 0bbe5010d877c0dd7cf36c54fcc141ba17dda62f