1
0
rocket-chip/rocket/src/main/scala/tile.scala

85 lines
3.4 KiB
Scala
Raw Normal View History

package rocket
import Chisel._
import uncore._
import Util._
case class RocketConfiguration(tl: TileLinkConfiguration,
icache: ICacheConfig, dcache: DCacheConfig,
2013-09-15 07:34:53 +02:00
fpu: Boolean, rocc: Option[RocketConfiguration => RoCC] = None,
retireWidth: Int = 1,
2013-09-24 22:58:23 +02:00
vm: Boolean = true,
2012-11-25 07:01:08 +01:00
fastLoadWord: Boolean = true,
fastLoadByte: Boolean = false,
fastMulDiv: Boolean = true)
2012-11-06 08:52:32 +01:00
{
val dcacheReqTagBits = 10 // enforce compliance with require() // hue hue hue
val xprlen = 64
val nxpr = 32
val nxprbits = log2Up(nxpr)
2012-11-25 07:01:08 +01:00
if (fastLoadByte) require(fastLoadWord)
2012-11-06 08:52:32 +01:00
}
2012-11-05 01:59:36 +01:00
2014-01-21 21:08:42 +01:00
class Tile(resetSignal: Bool = null)(confIn: RocketConfiguration) extends Module(_reset = resetSignal)
{
2013-11-06 02:12:09 +01:00
val memPorts = 2 + !confIn.rocc.isEmpty // Number of ports to outer memory system from tile: 1 from I$, 1 from D$, maybe 1 from Rocc
val dcachePortId = 0
val icachePortId = 1
2013-11-06 02:12:09 +01:00
val roccPortId = 2
val dcachePorts = 2 + !confIn.rocc.isEmpty // Number of ports into D$: 1 from core, 1 from PTW, maybe 1 from RoCC
implicit val tlConf = confIn.tl
implicit val lnConf = confIn.tl.ln
2013-08-12 19:39:11 +02:00
implicit val icConf = confIn.icache
implicit val dcConf = confIn.dcache.copy(reqtagbits = confIn.dcacheReqTagBits + log2Up(dcachePorts), databits = confIn.xprlen)
2012-11-06 08:52:32 +01:00
implicit val conf = confIn.copy(dcache = dcConf)
require(conf.retireWidth == 1) // for now...
2012-11-06 08:52:32 +01:00
val io = new Bundle {
2013-01-07 22:38:59 +01:00
val tilelink = new TileLinkIO
val host = new HTIFIO(lnConf.nClients)
}
2012-11-06 08:52:32 +01:00
2013-08-12 19:39:11 +02:00
val core = Module(new Core)
val icache = Module(new Frontend)
val dcache = Module(new HellaCache)
2013-11-06 02:12:09 +01:00
val ptw = Module(new PTW(if (confIn.rocc.isEmpty) 2 else 5)) // 2 ports, 1 from I$, 1 from D$, maybe 3 from RoCC
val dcacheArb = Module(new HellaCacheArbiter(dcachePorts))
dcacheArb.io.requestor(0) <> ptw.io.mem
dcacheArb.io.requestor(1) <> core.io.dmem
dcache.io.cpu <> dcacheArb.io.mem
ptw.io.requestor(0) <> icache.io.cpu.ptw
ptw.io.requestor(1) <> dcache.io.cpu.ptw
2013-09-15 07:34:53 +02:00
core.io.host <> io.host
core.io.imem <> icache.io.cpu
core.io.ptw <> ptw.io.dpath
val memArb = Module(new UncachedTileLinkIOArbiterThatAppendsArbiterId(memPorts))
memArb.io.in(dcachePortId) <> dcache.io.mem
memArb.io.in(icachePortId) <> icache.io.mem
2013-11-06 02:12:09 +01:00
if (!conf.rocc.isEmpty) {
val rocc = Module((conf.rocc.get)(conf))
val dcIF = Module(new SimpleHellaCacheIF)
dcIF.io.requestor <> rocc.io.mem
2013-11-06 02:12:09 +01:00
core.io.rocc <> rocc.io
dcacheArb.io.requestor(2) <> dcIF.io.cache
2013-11-06 02:12:09 +01:00
memArb.io.in(roccPortId) <> rocc.io.imem
ptw.io.requestor(2) <> rocc.io.iptw
ptw.io.requestor(3) <> rocc.io.dptw
ptw.io.requestor(4) <> rocc.io.pptw
}
io.tilelink.acquire <> memArb.io.out.acquire
memArb.io.out.grant <> io.tilelink.grant
io.tilelink.grant_ack <> memArb.io.out.grant_ack
2013-01-22 02:18:23 +01:00
dcache.io.mem.probe <> io.tilelink.probe
io.tilelink.release.data <> dcache.io.mem.release.data
io.tilelink.release.meta.valid := dcache.io.mem.release.meta.valid
dcache.io.mem.release.meta.ready := io.tilelink.release.meta.ready
io.tilelink.release.meta.bits := dcache.io.mem.release.meta.bits
2013-08-12 19:39:11 +02:00
io.tilelink.release.meta.bits.payload.client_xact_id := Cat(dcache.io.mem.release.meta.bits.payload.client_xact_id, UInt(dcachePortId, log2Up(memPorts))) // Mimic client id extension done by UncachedTileLinkIOArbiter for Acquires from either client)
}