8856953905
DescribedReg: move to regmapper
2018-03-05 16:12:14 -08:00
4256d99a9b
PLIC: priority/threshold are really WARL (RWSPECIAL). Explain why.
2018-03-05 16:10:05 -08:00
41d1a62713
PLIC: Update RegFieldDesc to reflect the fact that source 0 isn't like all the others
2018-03-05 15:29:14 -08:00
bd3a72e585
Merge remote-tracking branch 'origin/master' into sim_jtag_reset
2018-03-05 12:41:39 -08:00
e3be5db3e6
BUE: more verbose register descriptions
2018-03-05 12:02:42 -08:00
878a357a0d
RegFieldDesc: Add utilities for generating and describing registers at the same time.
2018-03-05 12:02:42 -08:00
5eae81038d
SimJTAG: make the reset/init connectivity more flexible. This is because you may want to seperate the two
2018-03-02 17:29:17 -08:00
644ba6dafa
Add BusErrorUnit RegFieldDesc
2018-03-02 17:25:13 -08:00
8c6e745653
Bump chisel and firrtl ( #1232 )
...
* Misc changes to better enable autoclonetype
* Bump chisel3 and firrtl and SBT to 1.1.1
2018-03-01 15:19:12 -08:00
20a8876856
Merge pull request #1190 from freechipsproject/bus-api
...
BusWrapper API Update
2018-03-01 01:13:50 -08:00
cdd2a9227f
Merge pull request #1256 from freechipsproject/json_emit_enums
...
RegFieldDesc: Emit enumerations into JSON if they exist
2018-02-28 11:32:14 -08:00
d13dc8ac2a
RegFieldDesc: Emit enumerations if they exist
2018-02-28 09:42:25 -08:00
a48dd575b2
Merge pull request #1254 from freechipsproject/amo-aqrl
...
Fix mapping of acquire/release AMOs to fence operations
2018-02-27 19:49:40 -06:00
86c10b3cef
Merge pull request #1250 from seldridge/add-jtag-vpi-c-vsim
...
Add jtag_vpi.c to sources for vsim
2018-02-26 15:40:12 -07:00
4bcc42550e
Remove JTAG vpi from VCS build
...
h/t @mwachs5
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
2018-02-26 15:12:18 -05:00
47d63d6baa
Merge pull request #1251 from freechipsproject/rocket_covers
...
Added functional covers
2018-02-25 09:01:33 -08:00
eb6e192ec0
Fix mapping of acquire/release AMOs to fence operations
...
AMO.aq should be implemented as AMO;FENCE, whereas AMO.rl should be
implemented as FENCE;AMO. These had been swapped. This error does
not affect cacheable accesses using the blocking D$, nor does it
affect accesses to the data scratchpad, nor does it affect accesses
to strongly ordered I/O regions (which is the default).
Cacheable accesses using the nonblocking D$ and accesses to weakly
ordered I/O regions may manifest memory-ordering violations. For
these accesses, the workaround is to use AMO.aqrl whenever AMO.aq
or AMO.rl had been used.
2018-02-23 16:39:47 -08:00
30c0635bb3
subsystem: add some inter-wrapper buffer params
2018-02-23 15:31:18 -08:00
95294bbdcb
PatternPusher: put data at correct address when misaligned ( #1249 )
2018-02-23 15:20:56 -08:00
d0e350976a
Add jtag_vpi.c to sources for vsim
...
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
2018-02-23 17:31:24 -05:00
ad823ef43c
subsystem: pbus crossing type
2018-02-23 13:52:18 -08:00
5725e17969
subsystem: even more general coupler methods
2018-02-23 13:52:12 -08:00
87eed645d8
Fix JTAG cover description ( #1248 )
2018-02-23 12:13:31 -08:00
5b1d72c776
subsystem: expose HasTiles Parameters
2018-02-22 23:46:08 -08:00
099bbec666
subsystem: more buswrapper coupling methods
2018-02-22 23:45:21 -08:00
2e548c9ad2
Added functional covers
2018-02-22 23:20:12 -08:00
69b48b623a
Merge pull request #1247 from freechipsproject/misa-c
...
Implement misa.C proposal
2018-02-22 22:53:49 -08:00
aad75f2285
Implement misa.C proposal
...
This proposal hasn't been adopted yet, but anything is better than the
current implementation, where clearing misa.C when the PC is misaligned
is effectively undefined.
2018-02-22 15:12:19 -08:00
c1ee31d133
Fix debug trigger point for stores
...
In Rocket, debug triggers are supposed to happen before a store
occurs, rather than after. Previously, we reported the exception
on the store's PC, but the store occurred anyway. This probably
hasn't been problematic in practice because most stores are
idempotent.
2018-02-22 14:56:57 -08:00
78883d13e8
subsystem: add TLIdentity.gen and make wrappers more flexible
2018-02-21 18:22:06 -08:00
eaa908d44f
subsystem: more buswrapper methods
2018-02-21 14:52:59 -08:00
e237f72539
subsystem: XSubsystemModule => XSubsystemModuleImp
2018-02-21 14:52:59 -08:00
1af02f754e
groundtest: fix filename
2018-02-21 14:52:59 -08:00
030c6f0206
subsystem: bus wrappers now in BaseSubsystem
2018-02-21 14:52:59 -08:00
b617e26c13
util: augment String and use to name couplers
2018-02-21 14:43:47 -08:00
a6d3965491
tilelink: bus wrapper scopes called 'couplers'
2018-02-21 14:43:47 -08:00
57edd7facf
subsystem: streamline toTile and fromTile attachment
2018-02-21 14:43:47 -08:00
ef3addee7b
diplomacy: put full module + instance path into graphml Description
2018-02-21 14:43:47 -08:00
62aee56807
diplomacy: base instance names on ValName and module names on className
2018-02-21 14:43:47 -08:00
3f436a7612
subsystem: new bus attachment api
2018-02-21 14:43:47 -08:00
8462ea3d5b
coreplex => subsystem
2018-02-21 14:42:24 -08:00
32c5c3c04d
Merge pull request #1245 from freechipsproject/rv32d
...
Support fLen > xLen
2018-02-21 11:05:44 -08:00
8998a97ea1
Preserve WithRV32 behavior: FLEN = 32
2018-02-20 18:28:47 -08:00
1dc1e2c099
support testing RV32D configs
2018-02-20 16:16:39 -08:00
d4fb7ad6a2
DefaultRV32Config should provide fdiv/fsqrt
...
This is a holdover from before we had built the functional unit.
2018-02-20 16:16:39 -08:00
b487448961
Add FPUParams.fLen option, decoupled from xLen
2018-02-20 16:16:39 -08:00
5e35015651
Minor Rocket fixes to support fLen != xLen
2018-02-20 16:16:39 -08:00
bd29184e11
debug: get beatBytes from pbus, not XLen
2018-02-20 16:16:39 -08:00
62f9b84439
plic: get beatBytes from pbus, not XLen
2018-02-20 16:16:39 -08:00
52e22a1dd8
clint: get beatBytes from pbus, not XLen
2018-02-20 16:16:39 -08:00
Megan Wachs
Andrew Waterman
Jack Koenig
Henry Cook
Andrew Waterman
Schuyler Eldridge
bipult
Wesley W. Terpstra
Jacob Chang
Bipul Talukdar