riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Add jtag_vpi.c to sources for vsim

Browse Source 
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
This commit is contained in:
Schuyler Eldridge committed 2018-02-23 17:31:24 -05:00
1 parent 69b48b623a
commit d0e350976a
1 file changed
+1
Download Patch File Download Diff File Expand all files Collapse all files
vsim/Makefrag
+1
View File
@@ -25,6 +25,7 @@ sim_csrcs = \
$(base_dir)/csrc/SimDTM.cc \
$(base_dir)/csrc/SimJTAG.cc \
$(base_dir)/csrc/remote_bitbang.cc \
$(base_dir)/csrc/jtag_vpi.c
#--------------------------------------------------------------------
# Build Verilog