Stephen Twigg
|
a870f51300
|
Add some vector tests
|
2013-11-14 15:56:25 -08:00 |
|
Yunsup Lee
|
c810847761
|
hookup all memory ports
|
2013-11-05 17:12:25 -08:00 |
|
Stephen Twigg
|
3cdfde9861
|
Push hwacha, rocket
|
2013-11-05 15:31:59 -08:00 |
|
Stephen Twigg
|
7da65434ee
|
Initial commit for the hwacha reference-chip/rocket re-integration.
|
2013-10-30 20:44:02 -07:00 |
|
Yunsup Lee
|
04108270ff
|
push riscv-tools
|
2013-10-29 22:54:00 -07:00 |
|
Andrew Waterman
|
a875233be6
|
update subrepos
|
2013-10-29 21:17:07 -07:00 |
|
Andrew Waterman
|
3c1d1f7981
|
Fix(?) SBT race by defining subproject build order
|
2013-10-29 13:27:36 -07:00 |
|
Andrew Waterman
|
8c380a7c3a
|
Abort "make run" when tests fail
|
2013-10-29 13:25:57 -07:00 |
|
Andrew Waterman
|
c55eee7244
|
Pass target machine exit code back to host OS
|
2013-10-29 13:24:09 -07:00 |
|
Stephen Twigg
|
437f7ed4af
|
Push hardfloat (ignore target files)
|
2013-09-26 20:51:19 -07:00 |
|
Henry Cook
|
fc9c676fc1
|
add chisel and hardfloat back as sub-projects, bump other sub-projects
|
2013-09-26 12:01:46 -07:00 |
|
Stephen Twigg
|
f6d7e22c46
|
Push rocket (fix issue with uppermost bit of D$ req tag getting lost)
|
2013-09-25 11:52:01 -07:00 |
|
Stephen Twigg
|
36dfff5ee8
|
Adjust Verilog testbench to use new debug_stats_pcr signal that has been exported to the top level. It is the or-reduction of the stats pcr for each core. Push rocket (export stats pcr to top level). This scheme is cleaner than digging into the hierarchy.
|
2013-09-25 01:21:41 -07:00 |
|
Stephen Twigg
|
eb7e6f03b3
|
push rocket (AccumulatorExample fixes and documentation)
|
2013-09-24 16:33:32 -07:00 |
|
Stephen Twigg
|
472b947fbe
|
push rocket (add option to RocketConfiguration, vm, to turn off virtualk memory)
|
2013-09-24 16:16:12 -07:00 |
|
Stephen Twigg
|
eb03f61058
|
Properly ignore target files. Push uncore (properly ignore target files)
|
2013-09-24 16:03:28 -07:00 |
|
Stephen Twigg
|
081fcc4e63
|
push rocket (accelerator interface fixes)
|
2013-09-24 10:55:22 -07:00 |
|
Stephen Twigg
|
fba0ae0fec
|
Push rocket
|
2013-09-23 00:26:27 -07:00 |
|
Stephen Twigg
|
324a6321bd
|
Push tools (improve consistency: these tools will compile/test the new ISA encoding)
|
2013-09-22 03:24:11 -07:00 |
|
Stephen Twigg
|
2676ea8279
|
Push rocket (fix some issues with RoCC although some remain)
|
2013-09-22 03:19:43 -07:00 |
|
Andrew Waterman
|
b7d7ced41b
|
Update to new ISA
|
2013-09-21 06:40:23 -07:00 |
|
Huy Vo
|
09247c0e0b
|
fix to sram init pins
|
2013-09-19 20:12:10 -07:00 |
|
Andrew Waterman
|
42970c9a99
|
Update Rocket
|
2013-09-15 04:39:52 -07:00 |
|
Andrew Waterman
|
628745226c
|
Use spike disassembler riscv-dis if it exists
|
2013-09-15 04:25:53 -07:00 |
|
Andrew Waterman
|
80003b3019
|
Support RoCC
|
2013-09-15 04:25:26 -07:00 |
|
Andrew Waterman
|
fbdbb01232
|
update to new isa; disable vector tests
|
2013-09-12 17:04:03 -07:00 |
|
Henry Cook
|
b42e140e05
|
NetworkIOs no longer use thunks
|
2013-09-10 16:23:52 -07:00 |
|
Stephen Twigg
|
6cde69e95d
|
Merge changes from master. This updates rocket more than it should so while the emulator builds, programs will not execute correctly due to ISA changes, etc.
|
2013-09-09 14:31:18 -07:00 |
|
Stephen Twigg
|
f27c0fb010
|
Merge commit '2bd4a66eee572252ba6250f9bddada51657fc379' into chisel-v2
|
2013-09-05 15:01:56 -07:00 |
|
Stephen Twigg
|
69daae0dae
|
Add dependency resolvers to build.scala to fix build script
|
2013-09-05 14:56:41 -07:00 |
|
Yunsup Lee
|
2c47b4388a
|
push rocket
|
2013-08-26 14:54:49 -07:00 |
|
Yunsup Lee
|
9003bc2614
|
push rocket
|
2013-08-24 22:42:57 -07:00 |
|
Yunsup Lee
|
d0674af13f
|
forgot to push riscv-rocket
|
2013-08-24 22:15:38 -07:00 |
|
Yunsup Lee
|
ba9bbc27df
|
apply same change to fpga top-level
|
2013-08-24 15:50:03 -07:00 |
|
Yunsup Lee
|
76cd90fc01
|
parameterize number of SCRs
|
2013-08-24 15:47:42 -07:00 |
|
Yunsup Lee
|
694ebd65cf
|
push uncore
|
2013-08-24 15:24:25 -07:00 |
|
Yunsup Lee
|
0884bc9789
|
fix DRAMSideLLCNull entries
|
2013-08-24 13:20:38 -07:00 |
|
Yunsup Lee
|
1e3ac0afa9
|
back to NTILES=1
|
2013-08-24 13:10:30 -07:00 |
|
Henry Cook
|
6aa500fc16
|
dont make assumptions about default project name when invoking sbt
|
2013-08-20 12:56:01 -07:00 |
|
Henry Cook
|
b06d33da2f
|
Canonicalized sbt, updated makefiles, cleaned up submodules, minor bugfixes
|
2013-08-19 19:54:41 -07:00 |
|
Henry Cook
|
85e5ce046f
|
pulled submodule commits, uncore sbt standardized
|
2013-08-15 17:07:13 -07:00 |
|
Henry Cook
|
6b20556661
|
Merge branch 'chisel-v2' of github.com:ucb-bar/reference-chip into chisel-v2
Conflicts:
chisel
riscv-hwacha
riscv-rocket
uncore
|
2013-08-15 16:39:30 -07:00 |
|
Henry Cook
|
784e017bae
|
Final Reg standardization
|
2013-08-15 16:37:58 -07:00 |
|
Henry Cook
|
9b70ecf546
|
Reg standardization
|
2013-08-13 17:53:19 -07:00 |
|
Huy Vo
|
d7d13255db
|
chisel tag
|
2013-08-12 20:53:29 -07:00 |
|
Huy Vo
|
f9d1403a92
|
tags
|
2013-08-12 20:53:17 -07:00 |
|
Huy Vo
|
cc6631ae4d
|
reset -> _reset
|
2013-08-12 20:52:55 -07:00 |
|
Henry Cook
|
11e131af47
|
initial attempt at upgrade
|
2013-08-12 10:46:22 -07:00 |
|
Henry Cook
|
199e76fc77
|
Fold uncore constants into TileLinkConfiguration, update coherence API
|
2013-08-02 16:31:27 -07:00 |
|
Stephen Twigg
|
c1b1a21a0f
|
If +stats is set when running simv-debug, will only output vcd data when cr28 is high.
|
2013-07-30 16:39:47 -07:00 |
|