|
|
6cde69e95d
|
Merge changes from master. This updates rocket more than it should so while the emulator builds, programs will not execute correctly due to ISA changes, etc.
|
2013-09-09 14:31:18 -07:00 |
|
|
|
f27c0fb010
|
Merge commit '2bd4a66eee572252ba6250f9bddada51657fc379' into chisel-v2
|
2013-09-05 15:01:56 -07:00 |
|
|
|
69daae0dae
|
Add dependency resolvers to build.scala to fix build script
|
2013-09-05 14:56:41 -07:00 |
|
|
|
2c47b4388a
|
push rocket
|
2013-08-26 14:54:49 -07:00 |
|
|
|
9003bc2614
|
push rocket
|
2013-08-24 22:42:57 -07:00 |
|
|
|
d0674af13f
|
forgot to push riscv-rocket
|
2013-08-24 22:15:38 -07:00 |
|
|
|
ba9bbc27df
|
apply same change to fpga top-level
|
2013-08-24 15:50:03 -07:00 |
|
|
|
76cd90fc01
|
parameterize number of SCRs
|
2013-08-24 15:47:42 -07:00 |
|
|
|
694ebd65cf
|
push uncore
|
2013-08-24 15:24:25 -07:00 |
|
|
|
0884bc9789
|
fix DRAMSideLLCNull entries
|
2013-08-24 13:20:38 -07:00 |
|
|
|
1e3ac0afa9
|
back to NTILES=1
|
2013-08-24 13:10:30 -07:00 |
|
|
|
6aa500fc16
|
dont make assumptions about default project name when invoking sbt
|
2013-08-20 12:56:01 -07:00 |
|
|
|
b06d33da2f
|
Canonicalized sbt, updated makefiles, cleaned up submodules, minor bugfixes
|
2013-08-19 19:54:41 -07:00 |
|
|
|
85e5ce046f
|
pulled submodule commits, uncore sbt standardized
|
2013-08-15 17:07:13 -07:00 |
|
|
|
6b20556661
|
Merge branch 'chisel-v2' of github.com:ucb-bar/reference-chip into chisel-v2
Conflicts:
chisel
riscv-hwacha
riscv-rocket
uncore
|
2013-08-15 16:39:30 -07:00 |
|
|
|
784e017bae
|
Final Reg standardization
|
2013-08-15 16:37:58 -07:00 |
|
|
|
9b70ecf546
|
Reg standardization
|
2013-08-13 17:53:19 -07:00 |
|
|
|
d7d13255db
|
chisel tag
|
2013-08-12 20:53:29 -07:00 |
|
|
|
f9d1403a92
|
tags
|
2013-08-12 20:53:17 -07:00 |
|
|
|
cc6631ae4d
|
reset -> _reset
|
2013-08-12 20:52:55 -07:00 |
|
|
|
11e131af47
|
initial attempt at upgrade
|
2013-08-12 10:46:22 -07:00 |
|
|
|
199e76fc77
|
Fold uncore constants into TileLinkConfiguration, update coherence API
|
2013-08-02 16:31:27 -07:00 |
|
|
|
c1b1a21a0f
|
If +stats is set when running simv-debug, will only output vcd data when cr28 is high.
|
2013-07-30 16:39:47 -07:00 |
|
|
|
4d916b56e3
|
Bump scala to 2.10.2, sbt to 0.13-RC2, including new launcher. Upgrade reflection in network.scala to 2.10 lib. Constants now obtained from subproject package objects. Give network its own file.
|
2013-07-24 23:28:43 -07:00 |
|
|
|
3f874342a4
|
Update chisel to appropriate version for reference chip build.
|
2013-07-10 17:08:56 -07:00 |
|
|
|
c7bf1aaac9
|
Merge branch 'master' of github.com:ucb-bar/reference-chip
|
2013-07-10 16:01:25 -07:00 |
|
|
|
a72e0dc99e
|
Updated riscv-tools reference
|
2013-07-10 16:01:01 -07:00 |
|
|
|
2796de01bf
|
new tilelink arbiter types, reduced release xact trackers
|
2013-07-09 15:41:27 -07:00 |
|
|
|
c5f01f3f87
|
update rocket
|
2013-06-15 00:55:34 -07:00 |
|
|
|
4ae0c68303
|
require -std=c++11, as -std=c++0x doesn't cut it
|
2013-06-14 00:28:42 -07:00 |
|
|
|
896179cbb6
|
removed bad mt test
|
2013-06-14 00:14:18 -07:00 |
|
|
|
85fbb650c9
|
makefile support for new multithreading tests
|
2013-06-13 15:34:54 -07:00 |
|
|
|
ae0716fb6d
|
Use chisel printf for logging
|
2013-06-13 10:53:23 -07:00 |
|
|
|
bd43ca8423
|
Merge branch 'master' of github.com:ucb-bar/reference-chip
|
2013-05-23 17:51:24 -07:00 |
|
|
|
c06cbf523b
|
Redo network to use PairedData crossbars when necessary. Hard-coded network types for each message type. Bump chisel, rocket, uncore.
|
2013-05-23 15:26:20 -07:00 |
|
|
|
6a69d7d7b5
|
pass closure to generate bank addr
|
2013-05-23 14:58:19 -07:00 |
|
|
|
26ed805862
|
push chisel,riscv-rocket,uncore
linux kernel boots!
|
2013-05-21 19:00:40 -07:00 |
|
|
|
f3c78abc2b
|
push riscv-tests
|
2013-05-16 00:51:02 -07:00 |
|
|
|
e77bde71d0
|
push riscv-tools
|
2013-05-15 12:03:52 -07:00 |
|
|
|
f0b0867f5a
|
push riscv-tests
|
2013-05-13 19:22:28 -07:00 |
|
|
|
f13605d2f5
|
push riscv-tools
|
2013-05-13 19:14:57 -07:00 |
|
|
|
7ba3ab03e2
|
update README
|
2013-05-13 11:19:55 -07:00 |
|
|
|
5b55cc93af
|
add submodule riscv-tools
|
2013-05-10 11:53:55 -07:00 |
|
|
|
e8fcdb56a6
|
update chisel to work around xilinx ise bug
|
2013-05-03 01:47:15 -07:00 |
|
|
|
d825c9d6e9
|
make fpga Makefile work with updated Makefrag
|
2013-05-02 05:09:45 -07:00 |
|
|
|
cfa86dba4f
|
add FPGA test bench
The memory models now support back pressure on the response.
|
2013-05-02 04:59:32 -07:00 |
|
|
|
d2e1828714
|
gracefully kill htif thread, fixing tty stuff
|
2013-05-02 04:59:32 -07:00 |
|
|
|
a86ad08c1e
|
commit awesome vlsi/energy scripts
|
2013-05-01 02:59:11 -07:00 |
|
|
|
50bd9a08a7
|
resynchronize fpga uncore
|
2013-05-01 01:12:47 -07:00 |
|
|
|
a2f584e928
|
add riscv-tests, get rid of riscv-asmtests-bmarks
|
2013-04-29 19:29:51 -07:00 |
|
