Logo
Explore Help
Sign In
riscv/fpga-shells
Watch 1
Star 0
Fork 0
Code Releases Activity
37 Commits 2 Branches 0 Tags
9c38f20333aee53645ed7a8ba8b26e92ad930c25
Commit Graph
6 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Wesley W. Terpstra 9c38f20333 vc707 axi: move addresses to line up with ChipLink 2018-02-08 07:21:44 -08:00
Wesley W. TerpstraandGitHub 8b0d7ec91a TransferSizes: just because a device CAN do more does not mean it should (#15)
Capping TransferSizes at 128 fits nicely in 3 size bits.
2017-12-10 00:42:11 -08:00
Wesley W. TerpstraandGitHub df8e6b8e8c xilinxvc707pciex1: use new node-style API and abstract crossing (#13) 2017-10-28 12:27:24 -07:00
Wesley W. TerpstraandGitHub 65ac5d4588 xilinxVC707mig: convert to the island pattern (#12) 2017-10-26 16:38:52 -07:00
Wesley W. TerpstraandGitHub d8e50c7646 TLToAXI4: remove now unnecessary argument (#10) 2017-10-12 14:37:21 -07:00
Wesley W. TerpstraandGitHub 4af0552374 diplomacy: update to new API (#7) 2017-09-27 16:32:43 -07:00
Powered by Gitea Version: 1.27.1 Page: 12ms Template: 3ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API